



# Analysis and software synthesis of KPN applications

#### Jeronimo Castrillon

Chair for Compiler Construction TU Dresden jeronimo.castrillon@tu-dresden.de

DREAMS Seminar UC Berkeley, CA. October 22<sup>nd</sup> 2015

cfaed.tu-dresden.de



DRESDEN concept



WISSENSCHAFTSRAT

#### Acknowledgements

- Institute for Communication Technologies and Embedded Systems (ICE), RWTH Aachen
- Silexica Software Solutions GmbH
- German Cluster of Excellence: Center for Advancing Electronics Dresden (<u>www.cfaed.tu-dresden.de</u>)





SILEXICA



#### **Context: Cfaed**





#### Outline

![](_page_3_Picture_1.jpeg)

- Motivation
- Input specs
- Analysis and synthesis
- Code generation and evaluation
- Summary

![](_page_3_Picture_7.jpeg)

© J. Castrillon. DREAM Seminar, Oct. 2015

#### Outline

![](_page_4_Picture_1.jpeg)

#### Motivation

- Input specs
- Analysis and synthesis
- Code generation and evaluation
- Summary

![](_page_4_Picture_7.jpeg)

© J. Castrillon. DREAM Seminar, Oct. 2015

### **Multi-processor on systems and applications**

16

14

12

10

8

4

2

Ω

Number of PEs

#### **HW** complexity

- Increasing number of cores
- Increasing heterogeneity
- Multi-cores everywhere
  - Ex.: Smartphones, tablets and e-readers

#### □ SW "complexity"

- Not anymore a simple control loop
- Need expressive models

![](_page_5_Figure_9.jpeg)

#### PE Count in SoCs

Cfaed CENTER FOR ADVANCING

### SW productivity gap

- SW-productivity gap: complex SW for everincreasing complex HW
  - Cannot keep pace with requirements
  - → Cannot leverage available parallelism
- Difficult to reason about time constraints
  - Even more difficult about energy consumption

![](_page_6_Picture_6.jpeg)

CHAIRFOR

ONSTRUCTION

![](_page_6_Picture_7.jpeg)

- Need domain-specific programming tools and methodologies!
  - Parallelizing sequential codes
  - Parallel abstractions and mapping methods

In this talk: One such a flow for **KPN applications** (multimedia & signal processing domains)

![](_page_7_Figure_0.jpeg)

![](_page_7_Picture_1.jpeg)

![](_page_7_Figure_2.jpeg)

#### Outline

![](_page_8_Picture_1.jpeg)

Motivation

#### Input specs

- Analysis and synthesis
- Code generation and evaluation
- Summary

![](_page_8_Picture_7.jpeg)

© J. Castrillon. DREAM Seminar, Oct. 2015

# Kahn Process Networks (KPNs)

- Graph representation of applications
  - Processes communicate only over FIFO buffers
  - Good model for streaming applications
  - Good match for signal processing & multi-media

#### Stereo digital audio filter

10

![](_page_9_Figure_6.jpeg)

![](_page_9_Picture_7.jpeg)

![](_page_9_Figure_8.jpeg)

CONSTRUCTION

#### Language: C for process networks

![](_page_10_Picture_1.jpeg)

CHAIRFOR

FIFO Channels
typedef struct { int i; double d; } my\_struct\_t;
PNchannel my\_struct\_t S;
PNchannel int A = {1, 2, 3}; /\* Initialization \*/
PNchannel short C[2], D[2], F[2], G[2];

Processes & networks

© J. Castrillon. DREAM Seminar, Oct. 2015

![](_page_10_Figure_5.jpeg)

#### Architecture model

#### System model including:

- Topology, interconnect, memories
- Computation: cost tables (as backup)
- Communication: cost function (no contention)

#### Example: Texas Instruments Keystone

#### -<Platform>

<Processors List="dsp0 dsp1 dsp2 dsp3 dsp4 dsp5 dsp6 dsp7"/>
<Memories List="local\_mem\_dsp0\_L2 local\_mem\_dsp1\_L2 local\_mem\_dsp2\_L2
local\_smem\_dsp1\_L2 local\_smem\_dsp2\_L2 local\_smem\_dsp3\_L2 local\_smem\_dsp4\_DDR local\_mem\_dsp5\_DDR local\_mem\_ds
<CommPrimitives List="IPCll\_SL2 IPCll\_DDR EDMA3\_SL2 EDMA3\_DDR EDMA
</Platform>
<Processor Name="dsp0" CoreRef\_DSPC66"/>
<Processor Name="dsp1" CoreRef\_DSPC66"/>

<Processor Name="dsp7" CoreRef="DSPC66"/>

-<Memory>

...

<LocalMemory Name="local\_mem\_dsp0\_L2" Size="524288" BaseAddress\_hex="00800000" ProcessorRef="dsp0"/> </Memory>

![](_page_11_Picture_11.jpeg)

![](_page_11_Figure_12.jpeg)

VLIW DSP

L1.L2

NoC

Peripherals

MEM

subsystem

DMAs, sema-

phores

PMU

© J. Castrillon. DREAM Seminar, Oct. 2015

![](_page_11_Figure_14.jpeg)

CHAIRFOR

COMPILER

CONSTRUCTION

HW queues

Network

Processor

Packet DMA

![](_page_12_Figure_0.jpeg)

### Architecture model: Communication (2)

![](_page_13_Picture_1.jpeg)

UART-

GPIO

-parallel-

ADPLL, PMGT DDR-

SDRAM-

Tomahawk2 core

CM

APP

Route

(1,1)

hs-serial

PMGT

hs-serial

PMG

Duo-PE0

VDSP

RISC

Duo-PE1

VDSP

RISC

ADPLL, PMGT

Duo-PE3

VDSP

RISC

ADPLL, PMGT

Duo-PE2

VDSP

RISC

Router

(1,0)

hs-serial

- Models for Network on Chips (NoC)
- Channels can be mapped to
  - Local scratchpad (producer or consumer)
  - Global SDRAM

![](_page_13_Figure_6.jpeg)

#### **Constraints**

- Timing constraints
  - Process throughput
  - Latencies along paths
  - □ Time triggering
- Mapping constraints
  - Processes to processors
  - Channels to primitives
- Platform constraints
  - Subset of resources (processors or memories)
  - Utilization

![](_page_14_Figure_11.jpeg)

# **Algorithmic description**

- **Extended** application specification
  - Selected processes are algorithmic kernels with **algorithmic parameters**
- Extended platform model
  - SW/HW accelerated kernels and their implementation parameters

![](_page_15_Figure_5.jpeg)

![](_page_15_Picture_6.jpeg)

![](_page_15_Picture_7.jpeg)

![](_page_15_Figure_8.jpeg)

#### Outline

![](_page_16_Picture_1.jpeg)

Motivation

Input specs

#### Analysis and synthesis

- Code generation and evaluation
- Summary

![](_page_16_Picture_7.jpeg)

#### **Analysis and synthesis: Overview**

![](_page_17_Picture_1.jpeg)

![](_page_17_Figure_2.jpeg)

![](_page_17_Picture_3.jpeg)

![](_page_17_Picture_4.jpeg)

![](_page_18_Figure_0.jpeg)

#### Seq. perf. Tracing estimation Fine-grained: Sometimes within code Par. perf. Mapping basic-blocks Resources IR-level instrumentation Cost tables for different architectures Execution count in between events Advanced: Emulate effect of target compilers and back annotate to IR

#### Sequential performance estimation

20

2015

Cfaed

CHAIRFOR

NSTRUCTION

# Sequential performance estimation (2)

![](_page_20_Picture_1.jpeg)

Tracing

Seq. perf.

estimation

#### Processor models

![](_page_20_Figure_3.jpeg)

## Sequential performance estimation (3)

- □ Abstract models for compiler emulation
  - Resources (functional units, register banks)
  - Operations (pipeline effects, SIMD, addressing, predicated exec.)
  - SW-related costs (calling convention, register spilling, C-lib calls)

© J. Castrillon. DREAM Seminar, Oct. 2015

![](_page_21_Figure_5.jpeg)

```
<Model name="c674x"> ...

<FunctionalUnit BW="32" Ctrl="0" name="FU1">

<Operation bw="32" Pipe="1" lat="2" name="MUL"

Imm="16" SIMD="1"/>

<Operation bw="16" Pipe="0" lat="2" name="ADD"

Imm="16" SIMD="2"/>

</FunctionalUnit>

...

<RegisterFile name="RF1" size="16" BW="32"/>

<RegisterFile name="RF2" size="8" BW="32"/>

<Perilogue proBase="1" proLin="2" epBase="4" epiLin="0"/>

<LibraryCosts >

<Cost name="malloc" base="9" lin="0.3"/>

<Cost name="fsqrt" base="235" lin="0" />

...

</LibraryCosts>

</Model>
```

![](_page_21_Picture_7.jpeg)

Resources

Mapping

Par. perf.

estimation

![](_page_21_Picture_8.jpeg)

![](_page_22_Figure_0.jpeg)

- Discrete event simulator to evaluate a solution
  - Replay traces according to mapping
  - □ Extract costs from architecture file (NoC modeling, context switches, communication)

![](_page_23_Figure_0.jpeg)

- Synthesis based on code and trace analysis (using simple heuristics)
  - Mapping of processes and channels
  - Scheduling policies
  - Buffer sizing

![](_page_23_Picture_6.jpeg)

#### **Trace-based algorithms**

Event traces can be represented as large dependence graphs

![](_page_24_Figure_2.jpeg)

Cfaed

Tracing

Mapping

Seq. perf.

estimation

Par. perf.

#### **Trace-based algorithms (2)**

- Event traces can be represented as large dependence graphs
- Possible to reason about
  - □ Channel sizes and memory allocation
  - Mapping and scheduling onto heterogeneous processors

![](_page_25_Figure_5.jpeg)

size(chan. 2) = 2, size(chan. 1,3) = 1

![](_page_25_Picture_7.jpeg)

![](_page_25_Picture_8.jpeg)

# Dealing with heterogeneity: group-based mapping (GBM)

![](_page_26_Figure_1.jpeg)

#### **Mapping for HW accelerators**

- Not only mapping but also configuration
  - Match algorithmic parameters with implementation parameters
  - Adjust synchronization and communication protocols

![](_page_27_Figure_4.jpeg)

![](_page_27_Picture_5.jpeg)

Resources

CHAIRFOR

CONSTRUCTION

COMPILER

Tracing

Mapping

Seq. perf.

estimation

Par. perf.

stimatio

[Castrill10, Castrill11]

#### N: Algorithmic actors

F: Existing implementation in target platform

© J. Castrillon. DREAM Seminar, Oct. 2015

#### **Multiple traces**

![](_page_28_Picture_1.jpeg)

![](_page_28_Figure_2.jpeg)

#### Multiple traces (2)

30

Different input  $\rightarrow$  different behavior (traces)

Characterize behaviors and impact on mapping performance

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

# Multiple traces (3)

![](_page_30_Picture_1.jpeg)

![](_page_30_Figure_2.jpeg)

![](_page_31_Figure_0.jpeg)

Non trivial for heterogeneous platforms

![](_page_31_Figure_2.jpeg)

#### Increasing resources: Exploit symmetries

#### Identify mapping equivalent classes due to HW symmetries

![](_page_32_Picture_2.jpeg)

[Goens15]

 Providence

 Providence

 Do not evaluate equate

![](_page_32_Picture_5.jpeg)

- Do not evaluate equivalent mappings
- Reduce search space when adding resources
- Multiple traces (revisit)
  - Random traces: 5 out of 83 classes account for 50% of all optimal mappings
- Application to multi-application analysis

![](_page_32_Picture_12.jpeg)

#### Outline

![](_page_33_Picture_1.jpeg)

Motivation

- Input specs
- Analysis and synthesis

#### Code generation and evaluation

Summary

![](_page_33_Picture_7.jpeg)

![](_page_34_Figure_0.jpeg)

- Take mapping configuration and generate code accordingly
- □ From architecture model: APIs, configuration parameters, ...
- Sample targets: experimental heterogenous systems, TI (Keysonte, TDA3x), Parallela/Ephiphany, ARM-based (Exynos, Snapdragon)

SILEXICA

#### **Debugging with virtual platforms**

- Interactive debugging
  - Get snapshots of the system state
  - Full system stop

![](_page_35_Figure_4.jpeg)

**Debugging info** 

**OS-descriptor** 

# Debugging with virtual platforms (2)

![](_page_36_Picture_1.jpeg)

Deterministic replay and automatic bug exploration

![](_page_36_Figure_3.jpeg)

#### **Evaluation and results**

![](_page_37_Picture_1.jpeg)

- Virtual platforms: SystemC models of full systems
  - Explore heterogeneous architectures
  - Easier to integrated state-of-the-art accelerators
  - Configurable accuracy
- Real platforms for validation
  - Speedup on commercial platforms
  - Code generation against vendor stacks

![](_page_37_Picture_9.jpeg)

![](_page_37_Picture_10.jpeg)

![](_page_37_Picture_11.jpeg)

© J. Castrillon. DREAM Seminar, Oct. 2015

# **Example: multi-media applications**

![](_page_38_Picture_1.jpeg)

#### Platform: 2 RISCs, 4 VLIW, 7 Memories

![](_page_38_Figure_3.jpeg)

#### **Example:** multi-media applications (2)

![](_page_39_Picture_1.jpeg)

![](_page_39_Figure_2.jpeg)

#### Dealing with real-time constraints

#### **Example: With HW acceleration**

![](_page_40_Picture_1.jpeg)

- Application: MIMO OFDM receiver
- Hardware

(s 1,00E+06 (g 1,00E+04 1,00E+02

1,00E+00

Platform 1: Baseline software 

7680

1)

bspl (sw,

unoptimized)

- Platform 2: Optimized software
- Platform 3: Optimized SW + HW

![](_page_40_Figure_7.jpeg)

src

#### Manual vs. Automatic: TI Keystone

![](_page_41_Picture_1.jpeg)

![](_page_41_Figure_2.jpeg)

Audio filtering application

![](_page_41_Figure_4.jpeg)

![](_page_41_Picture_5.jpeg)

#### TRM vs. Actual execution: TI Keystone

![](_page_42_Picture_1.jpeg)

![](_page_42_Figure_2.jpeg)

#### Outline

![](_page_43_Picture_1.jpeg)

Motivation

- Input specs
- Analysis and synthesis
- Code generation and evaluation

#### Summary

![](_page_43_Picture_7.jpeg)

#### **Summary**

![](_page_44_Picture_1.jpeg)

- Tool flow for mapping KPN applications
  - CPN language: a language for KPNs close to C
  - Analysis and synthesis based on traces
  - **C** Extensions for: multiple traces and algorithmic descriptions
  - Backends for multiple platforms (bus and NoC-based)

#### Current and future work

- More on static code analysis
- Continue on multiple-traces and symmetries
- Applying to other domains (server applications)

![](_page_44_Picture_12.jpeg)

#### References

46

![](_page_45_Picture_1.jpeg)

[Trommer1 5] Trommer, et al., "Functionality-Enhanced Logic Gate Design Enabled by Symmetrical Reconfigurable Silicon Nanowire Transistors", IEEE Trans on in Nanotechnology, pp.689-698, July 2015 [Voigt14] Andreas Voigt, et al., "Towards Computation with Microchemomechanical Systems", In Journal of Foundations of Computer Science, vol 25, 2014 [Castrill14] J. Castrillon, et al., "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap", Springer, 2014 [EETimes11] http://www.eetimes.com/document.asp?doc\_id=1259446 [Sheng14] W. Sheng, et al., "A compiler infrastructure for embedded heterogeneous MPSoCs", Parallel Comput. 40, 2, 51-68, 2014 [Oden13] M. Odendahl, et al., "Split-cost communication model for improved MPSoC application mapping", In International Symposium on System on Chip pp. 1-8, 2013 [Arnold13] O. Arnold, et al. "Tomahawk - Parallelism and Heterogeneity in Communications Signal Processing MPSoCs", TECS, 2013 [Castrill10] J. Castrillon, , et al., "Component-based waveform development: The nucleus tool flow for efficient and portable SDR," Wireless Innovation Conference and Product Exposition (SDR), 2010 [Castrill11] J. Castrillon, et al., "Component-based waveform development: The nucleus tool flow for efficient and portable software defined radio". Analog Integrated Circuits and Signal Processing, vol. 69, no. 2–3, pp. 173–190, 2011 [Eusse14] J.F. Eusse, et al., "Pre-architectural performance estimation for ASIP design based on abstract processor models," In SAMOS 2014 pp.133-140, 2014 [Castrill10b] J. Castrillon, et al., "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms", In DATE 2010, pp. 753-758 [Castrill13] J. Castrillon, et al., "MAPS: Mapping concurrent dataflow applications to heterogeneous MPSoCs," IEEE Transactions on Industrial Informatics, vol. 9, 2013 [Castrill12] J. Castrillon, et al., "Communication-aware mapping of KPN applications onto heterogeneous MPSoCs," in DAC 2012 [Goens15] A. Goens, et al., "Analysis of Process Traces for Mapping Dynamic KPN Applications to MPSoCs", In IFIP International Embedded Systems Symposium (IESS), 2015, Foz do Iguaçu, Brazil (Accepted for publication), 2015 [Castrill11] J. Castrillon, et al., "Backend for virtual platforms with hardware scheduler in the MAPS framework", In LASCAS 2011 pp. 1-4, 2011 [Murillo14] L. G. Murillo, et al., "Automatic detection of concurrency bugs through event ordering constraints", In DATE 2014, pp. 1-6, 2014 [Aquilar14] M. Aquilar, et al., "Improving performance and productivity for software development on TI Multicore DSP platforms," in Education and Research Conference (EDERC), 2014 6th European Embedded Design in , vol., no., pp.31-35, 11-12 Sept. 2014

![](_page_45_Picture_4.jpeg)

![](_page_46_Picture_0.jpeg)

![](_page_46_Picture_1.jpeg)

# Thanks! Questions?

cfaed.tu-dresden.de

![](_page_46_Picture_4.jpeg)

DRESDEN concept

![](_page_46_Picture_6.jpeg)

WISSENSCHAFTSRAT