



# Heterogeneous Post-CMOS Technologies Meet Software

#### Jeronimo Castrillon

Chair for Compiler Construction, TU Dresden jeronimo.castrillon@tu-dresden.de

Post Moore Interconnects Workshop ISC High Performance Frankfurt, Germany, June 23 2018

cfaed.tu-dresden.de



DRESDEN concept



WISSENSCHAFTSRAT

## **Context: Center for advancing electronics Dresden**



- Large German Excellent Cluster
- Goal: "to explore new technologies for electronic information processing which overcome the limits of CMOS technology"
- Multiple participating organizations

2




Multiple disciplines:: Electrical Engineering, Computer Science, Materials, Chemistry, Physics, Biology



## Cfaed Research Program (from 2012)







## **Cfaed sample technologies**



Examples: Transistors, memory, interconnect and unconventional computing 

#### Reconfigurable transistors





M. Raitza, et al., "Exploiting Transistor-Level Reconfiguration to Optimize Combinational Circuits", DATE 2017

Protein-based computing




Nicolau, Dan V., et al. "Parallel computation with molecular-motorpropelled agents in nanofabricated networks". PNAS 2016.


#### Spin-orbit Racetracks

Parkin, US patents 6834005, 6898132. Parkin et al., Science 320, 190 (2008). Parkin, Scientific American (2009).

© J. Castrillon. ISC - Post-Moore, 2018

#### Plasmonic waveguides





Gür, Fatih N., et al. "Toward self-assembled plasmonic devices: high-yield arrangement of gold nanoparticles on DNA origami templates." ACS nano 10.5 (2016): 5374-5382.

Gür, Fatih N., et al. "Self-assembled plasmonic waveguides for excitation of fluorescent nanodiamonds." arXiv preprint


arXiv:1712.09141 (2017).



## The evolution of systems: Extreme heterogeneity

#### Inflection points

- End of frequency scaling: Multicores
- End of Dennard scaling and power density: heterogeneous systems
- Physical limits of CMOS: Extreme heterogeneity (new materials, new paradigms)








## Software and heterogeneous systems


- Heterogeneous systems in niches for more than 30 years
  - Baseband processing (DSPs, hardwired accelerators)
  - Network processing units
  - Also doing approximate computing for a long time

#### Challenges

 Make it usable for a broader community for larger systems (also at the borders of computer science)
 Extreme heterogeneity: Still too much to understand







CONSTRUCTION



## **Challenges for SW systems**



#### Orthogonalization of concerns

- Reduce the amount of rework if some part of the system changes
- Separate core algorithm from their memory access (via abstractions)

#### Interoperability/interaction

- Interface components to talk to each other w/o knowing architectural properties
- □ HW interfaces to provide safe non-OS-dependent interaction
- Accelerators as first class citizens in systems





7

## Challenges for SW systems (2)



### Isolation

- Extreme heterogeneity means even more unexpected behavior in systems
- Simple isolation mechanisms (capability-based) with hardware support to avoid expensive OS intervention


### Abstractions

- □ Hide complexity from application developer (e.g. domain-specific languages)
- Models and monitoring for automatic SW/HW adaptation
- Fast and decentralized resource allocators complemented by sporadic global reorganizations

## SW for extreme heterogeneity

- Investigating principles for a programming stack
- Programming abstractions
  - High-level: Domain-Specific Languages (DSLs)
  - Lower-level: Dataflow execution models
- Execution abstractions
  - Application runtimes for adapativity
  - Micro-kernel based Oses
- Models of machines and computation





J. Castrillon, et al. "A Hardware/Software Stack for Heterogeneous Systems". IEEE TMSCS, 2017

Requires models: SW people require closer communication with technologists!



## SW for extreme heterogeneity



- Working on principles for a programming st
- Programming abstractions
  - High-level: Domain-Specific Languages (DSL
  - Lower-level: Dataflow execution models
- Execution abstractions
  - Application runtimes for adapativity
  - Micro-kernel based Oses
- Models of machines and computation

#### Report from Dagstuhl Seminar 17061

#### Wildly Heterogeneous Post-CMOS Technologies Meet Software

#### Edited by

Jerónimo Castrillón-Mazo<sup>1</sup>, Tei-Wei Kuo<sup>2</sup>, Heike E. Riel<sup>3</sup>, and Matthias Lieber<sup>4</sup>

- 1 TU Dresden, DE, jeronimo.castrillon@tu-dresden.de
- 2 National Taiwan University Taipei, TW, ktw@csie.ntu.edu.tw
- 3 IBM Research Zurich, CH, hei@zurich.ibm.com
- 4 TU Dresden, DE, matthias.lieber@tu-dresden.de

#### — Abstract –

The end of exponential scaling in conyears by now. While advances in fipredicted, the so anticipated end seem "Wildly Heterogeneous Post-CMOS T material research, hardware compon systems. By bringing together experinterdisciplinarily across fields, the so challenges of advancing computing b visions about a future hardware/softy Saminar, Fabruary 5-10, 2017 – http://




Requires models: SW people require closer communication with technologists!



## **HW Interfaces and Microkernels**



- Data-Transfer Unit (DTU)
  - Unified interface for interoperability of heterogeneous components
  - HW-level isolation: access to external resources controlled by DTU
  - Simplifies management of heterogeneous components




N. Asmussen, et al., "M3: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores", ASPLOS'16



## **HW Interfaces and Microkernels**



- Unified interface for interoperability
- HW-level isolation
- Simplified management
- $\square M^3: OS on top of DTU$ 
  - Isolation: Kernel lets DTU enforce access/communication restrictions
  - Kernel is only responsible to establish communication channels
  - Interaction: components can directly communicate w/o OS intervention



COMPILER

CONSTRUCTION

N. Asmussen, et al., "M3: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores", ASPLOS'16

> Exotic HW can access system resources (isolated and low overhead)

## **Domain-specific languages**




- Higher-level algorithmic abstractions
  - More information makes it easier to optimize and adapt to
  - Examples: Tensor objects and operators, particle-based simulation

	- 1
source =	
type matrix : [mp np]	æ
type tensorIN : [np np np ne]	&
type tensorOUT : [mp mp mp me]	&
	&
var input A : matrix	&
var input u : tensorIN	&
var input output v : tensorOUT	&
var input alpha : []	æ
var input beta : []	&
	æ
v = alpha * (A # A # A # u .	
[[5 8] [3 7] [1 6]]) + beta	* v


#### Fortran embedding + JIT compilation

A. Susungi, et al., "Towards Compositional and Generative Tensor Optimizations" GPCE 17 N. A. Rink, et al., "CFDlang: High-level code generation for

N. A. Rink, et al., CFDIang: High-level code generation for high-order methods in fluid dynamics", RWDSL 2018



Karol, S. et al. "A Domain-Specific Language and Editor for Parallel Particle Methods" , ACM TOMS, 2018.






13

## **Dataflow**



### Dataflow: Formal execution semantics for transformations (compile and runtime)



Goens, A. et al. "Symmetry in Software Synthesis". In: ACM TACO (2017)

#### Used in the past for highly heterogeneous systems


#### □ Effort to describe abstractly the behavior and the interfacing of accelerators


J. Castrillon, et al., "Component-based waveform development: The nucleus tool flow for efficient and portable software defined radio", In ALOG'11

## **Evaluation vehicle: Simulation (emulation)**

- □ Huge effort in system simulation
- □ Mixture of technologies: sampling, trace-based, ...
- Extending: NVMain, Gem5, DRAMSys,...
  - Many collaborators
  - Need abstractions here as well!

C. Menard, et al. "System Simulation with gem5 and SystemC: The Keystone for Full Interoperability", SAMOS, pp. 62–69, Jul 2017.
A. A. Khan, et al. "NVMain Extension for Multi-Level Cache Systems", RAPIDO Workshop, HiPEAC, ACM, pp. 7:1–7:6, Jan 2018.
F. Hameed, et al. "Performance and Energy Efficient Design of STT-RAM Last-Level-Cache", In IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 26, no. 6, pp. 1059–1072, Jun 2018.





**COMPILER** 

CONSTRUCTION

© J. Castrillon. ISC - Post-Moore, 2018

## **Summary**



- □ Cfaed: Center for advancing electronics Dresden
- □ Alternative technologies: Reconfigurable transistors, plasmonic waveguides, ...
- Scientific platform to start addressing software challenges
- Principles: Orthogonalization, interoperability, isolation and abstraction
  - Examples of OS and language research
  - Many works ahead!



### References



M. Raitza, et al., "Exploiting Transistor-Level Reconfiguration to Optimize Combinational Circuits", DATE 2017

Nicolau, Dan V., et al. "Parallel computation with molecular-motorpropelled agents in nanofabricated networks". PNAS 2016.

Parkin, US patents 6834005, 6898132.

Parkin et al., Science 320, 190 (2008).

Parkin, Scientific American (2009).

Gür, Fatih N., et al. "Toward self-assembled plasmonic devices: high-yield arrangement of gold nanoparticles on DNA origami templates." ACS nano 10.5 (2016): 5374-5382.

Gür, Fatih N., et al. "Self-assembled plasmonic waveguides for excitation of fluorescent nanodiamonds." arXiv preprint arXiv:1712.09141 (2017).

Woh, Mark, et al. "From SODA to scotch: The evolution of a wireless baseband processor." Micro, 2008

J. Castrillon, et al. "A Hardware/Software Stack for Heterogeneous Systems". IEEE TMSCS, 2017

J. Castrillon, Tei-Wei Kuo, Heike E. Riel, Matthias Lieber, "Wildly Heterogeneous Post-CMOS Technologies Meet Software (Dagstuhl Seminar 17061)", In Dagstuhl Reports vol. 7, no. 2, pp. 1–22, Dagstuhl, Germany, Aug 2017

N. Asmussen, et al., "M3: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores", ASPLOS'16

A. Susungi, et al., "Towards Compositional and Generative Tensor Optimizations" GPCE 17

N. A. Rink, et al., "CFDlang: High-level code generation for high-order methods in fluid dynamics", RWDSL 2018

Goens, A. et al. "Symmetry in Software Synthesis". In: ACM TACO (2017)

J. Castrillon, et al., "Component-based waveform development: The nucleus tool flow for efficient and portable software defined radio", In ALOG'11

C. Menard, et al. "System Simulation with gem5 and SystemC: The Keystone for Full Interoperability", SAMOS, pp. 62–69, Jul 2017

A. A. Khan, et al. "NVMain Extension for Multi-Level Cache Systems", RAPIDO Workshop, HiPEAC, ACM, pp. 7:1–7:6, Jan 2018

F. Hameed, et al. "Performance and Energy Efficient Design of STT-RAM Last-Level-Cache", In IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 26, no. 6, pp. 1059–1072, Jun 2018



