


Domain-specific programming methodologies for domain-specific and emerging computing systems

Jeronimo Castrillon
Chair for Compiler Construction (CCC)
TU Dresden, Germany


Keynote: 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2022).

San Diego CA, USA
June 14, 2022

Evolution of computing: Breaking walls




Evolution of computing: Breaking walls



J. Castrillon, et al. "A Hardware/Software Stack for Heterogeneous Systems", In IEEE Transactions on Multi-Scale Computing Systems, vol. 4, no. 3, pp. 243-259, Jul 2018.

- ❑ Massive parallel and heterogeneous systems
- ❑ Specialization: TPUs, AI engines, Bio-inf, ...
- ❑ Novel interconnects & distributed computing
- ❑ Emerging memories & in-memory computing

Evolution of computing: Software



Why new abstractions?

$$v_{ijk,e} = \sum_{i'=0}^P \sum_{j'=0}^P \sum_{k'=0}^P A_{kk'} A_{jj'} A_{ii'} u_{i'j'k'} e$$

What we want


What we (naively) code

```

1 void cfd_kernel(
2   double A[restrict 7][7],
3   double u[restrict 216][7][7][7],
4   double v[restrict 216][7][7][7])
5 {
6   /* element loop: */
7   for(int e = 0; e < 216; e++) {
8     for(int i0 = 0; i0 < 7; i0++) {
9       for(int j0 = 0; j0 < 7; j0++) {
10        for(int k0 = 0; k0 < 7; k0++) {
11          v[e][i0][j0][k0] = 0.0;
12          for(int i1 = 0; i1 < 7; i1++) {
13            for(int j1 = 0; j1 < 7; j1++) {
14              for(int k1 = 0; k1 < 7; k1++) {
15                v[e][i0][j0][k0] += A[i0][i1]
16                                   * A[j0][j1]
17                                   * A[k0][k1]
18                                   * u[e][i1][j1][k1];
19              } } } } }
20          } /* end of element loop */
21        }

```

What compilers see



Semantic gap → performance gap

$$v_{ijk,e} = \sum_{i'=0}^P \sum_{j'=0}^P \sum_{k'=0}^P A_{kk'} A_{jj'} A_{ii'} u_{i'j'k'e}$$

What we want

What we (naively) code

```
1 void cfd_kernel(  
2     double A[restrict 7][7],  
3     double u[restrict 216][7][7][7],  
4     double v[restrict 216][7][7][7])  
5 {  
6     /* element loop: */  
7     for(int e = 0; e < 216; e++) {  
8         for(int i0 = 0; i0 < 7; i0++) {  
9             for(int j0 = 0; j0 < 7; j0++) {  
10                for(int k0 = 0; k0 < 7; k0++) {  
11                    v[e][i0][j0][k0] = 0.0;  
12                    for(int i1 = 0; i1 < 7; i1++) {  
13                        for(int j1 = 0; j1 < 7; j1++) {  
14                            for(int k1 = 0; k1 < 7; k1++) {  
15                                v[e][i0][j0][k0] += A[i0][i1]  
16                                                            * A[j0][j1]  
17                                                            * A[k0][k1]  
18                                                            * u[e][i1][j1][k1];  
19                            } } } } } }  
20                } /* end of element loop */  
21            }  
22        }  
23    }
```

100X


```
1 void cfd_kernel(  
2     double A[restrict 7][7],  
3     double u[restrict 216][7][7][7],  
4     double v[restrict 216][7][7][7])  
5 {  
6     /* element loop: */  
7     #pragma omp for  
8     for (int e = 0; e < 216; e++) {  
9         double t6[7][7][7];  
10        /* 1st contraction: */  
11        #pragma simd  
12        for (int i0 = 0; i0 < 7; i0++) {  
13            for (int i1 = 0; i1 < 7; i1++) {  
14                /* #pragma simd */  
15                for (int i2 = 0; i2 < 7; i2++) {  
16                    double t8 = 0.0;  
17                    for (int i3 = 0; i3 < 7; i3++)  
18                        t8 += A[i0][i3] * u[e][i1][i2][i3];  
19                    t6[i0][i1][i2] = t8;  
20                } } /* end of 1st contraction */  
21                double t7[7][7][7];  
22                /* 2nd contraction: */  
23                #pragma simd  
24                for (int i4 = 0; i4 < 7; i4++) {  
25                    for (int i5 = 0; i5 < 7; i5++) {  
26                        /* #pragma simd */  
27                        for (int i6 = 0; i6 < 7; i6++) {  
28                            double t9 = 0.0;  
29                            for (int i7 = 0; i7 < 7; i7++)  
30                                t9 += A[i4][i7] * t6[i5][i6][i7];  
31                            t7[i4][i5][i6] = t9;  
32                        } } } /* end of 2nd contraction */  
33                        /* 3rd contraction: */  
34                        #pragma simd  
35                        for (int i8 = 0; i8 < 7; i8++) {  
36                            for (int i9 = 0; i9 < 7; i9++) {  
37                                /* #pragma simd */  
38                                for (int i10 = 0; i10 < 7; i10++) {  
39                                    double t10 = 0.0;  
40                                    for (int i11 = 0; i11 < 7; i11++)  
41                                        t10 += A[i8][i11] * t7[i9][i10][i11];  
42                                    v[e][i8][i9][i10] = t10;  
43                                } } } /* end of third contraction */  
44                            } } } /* end of element loop */  
45                    }  
46                }  
47            }  
48        }  
49    }
```

What performance experts code

Semantic gap → performance gap

$$v_{ijk,e} = \sum_{i'=0}^P \sum_{j'=0}^P \sum_{k'=0}^P A_{kk'} A_{jj'} A_{ii'} u_{i'j'k'e}$$

What we want



<https://www.hpcwire.com/2017/04/10/vidia-responds-google-tpu-benchmarking/>

Lee, Sukhan, et al. "Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product." ISCA 2021.

```

1 void cfd_kernel(
2   double A[restrict 7][7],
3   double u[restrict 216][7][7][7],
4   double v[restrict 216][7][7][7])
5 {
6   /* element loop: */
7   for(int e = 0; e < 216; e++) {
8     for(int i0 = 0; i0 < 7; i0++) {
9       for(int j0 = 0; j0 < 7; j0++) {
10        for(int k0 = 0; k0 < 7; k0++) {
11          v[e][i0][j0][k0] = 0.0;
12          for(int i1 = 0; i1 < 7; i1++)
13            for(int j1 = 0; j1 < 7; j1++)
14              for(int k1 = 0; k1 < 7; k1++) {
15                v[e][i0][j0][k0] += A[i0][i1]
16                                     * A[j0][j1]
17                                     * A[k0][k1];
18              }
19          }
20        }
21      }
22    }
23  }



```

```

1 void cfd_kernel(
2   double A[restrict 7][7],
3   double u[restrict 216][7][7][7],
4   double v[restrict 216][7][7][7])
5 {
6   /* element loop: */
7   #pragma omp for
8   for (int e = 0; e < 216; e++) {
9     double t6[7][7][7];
10    /* 1st contraction: */
11    #pragma simd
12    for (int i0 = 0; i0 < 7; i0++) {
13      for (int i1 = 0; i1 < 7; i1++) {
14        /* #pragma simd */
15        for (int i2 = 0; i2 < 7; i2++) {
16          double t8 = 0.0;
17          for (int i3 = 0; i3 < 7; i3++)
18            t8 += A[i0][i3] * u[e][i1][i2][i3];
19          t6[i0][i1][i2] = t8;
20        } } /* end of 1st contraction */

```

100X



Wh

ports code

```

41   for (int i10 = 0; i10 < 7; i10++) {
42     double t10 = 0.0;
43     for (int i11 = 0; i11 < 7; i11++)
44       t10 += A[i8][i11] * t7[i9][i10][i11];
45     v[e][i8][i9][i10] = t10;
46   } } /* end of third contraction */
47 } /* end of element loop */


```

Example for tensors expressions (CFD, ML)

- ❑ Expression-language for tensor operations and optimizations
 - ❑ Originally for spectral element methods in computational fluid dynamics

$$\mathbf{v}_e = (\mathbf{A} \otimes \mathbf{A} \otimes \mathbf{A}) \mathbf{u}_e$$


Interpolation kernel



```
source = ...
var input A : matrix &
var input u : tensorIN &
var input output v : tensorOUT &
var input alpha : [] &
var input beta : [] &
v = alpha * (A # A # A # u .
[[5 8] [3 7] [1 6]]) + beta * v
```

```
auto A = Matrix(m, n), B = Matrix(m, n),
      C = Matrix(m, n);
auto u = Tensor<3>(n, n, n);
auto v = (A*B*C)(u);
```

Fortran and C++ integration



N. A. Rink, et al. "CFDlang: High-level code generation for high-order methods in fluid dynamics". RWDSL'18.

N.A. Rink, N. A. and J. Castrillon. "Tell: a type-safe imperative Tensor Intermediate Language", ARRAY'19, pp. 57-68

Closing the performance gap

- ❑ Not really optimization magic
 - ❑ Leverage expert knowledge
 - ❑ Algebraic identities

$$v_{ijk} = \sum_{l,m,n} (A_{kn} \cdot (A_{jm} \cdot (A_{il} \cdot u_{lmn})))$$



$$v_{ijk} = \sum_{l,m,n} (A_{kn} \cdot A_{jm}) \cdot (A_{il} \cdot u_{lmn})$$

$$v_{ijk} = \sum_{l,m,n} (A_{kn} \cdot ((A_{jm} \cdot A_{il}) \cdot u_{lmn}))$$

N. A. Rink, et al. "CFDlang: High-level code generation for high-order methods in fluid dynamics". RWDSL'18.

A. Susungi, et al., "Meta-programming for Cross-Domain Tensor Optimizations", GPCE'18 pp. 79-92.

- +--- CFDlang(outer)
- x--- CFDlang(inner)
- ◇--- hand-optimized
- ▽--- DGEMM
- △--- specialized



Closing the performance gap

- ❑ Not really optimization magic
 - ❑ Leverage expert knowledge
 - ❑ Algebraic identities

$$v_{ijk} = \sum_{l,m,n} (A_{kn} \cdot (A_{jm} \cdot (A_{il} \cdot u_{lmn})))$$

$$v_{ijk} = \sum_{l,m,n} (A_{kn} \cdot A_{jm}) \cdot (A_{il} \cdot u_{lmn})$$

$$v_{ijk} = \sum_{l,m,n} (A_{kn} \cdot ((A_{jm} \cdot A_{il}) \cdot u_{lmn}))$$

N. A. Rink, et al. "CFDlang: High-level code generation for high-order methods in fluid dynamics". RWDSL'18.

A. Susungi, et al., "Meta-programming for Cross-Domain Tensor Optimizations", GPCE'18 pp. 79-92.

Easy to generate,
hard to transform

Actual code variants

TeML: Meta-programming for tensor optimizations

- Generalize for cross-domain tensor expressions
- Formal semantics and composition of transformations

$$\mathcal{E}_f \llbracket \text{stripmine}(l, r, v) \rrbracket =$$

$$\lambda \sigma. \text{let } \langle i_1, \dots, \langle i_r, xs \rangle \dots \rangle = \sigma(l)$$

$$(b, e, 1) = i_r$$

$$i'_r = (0, (e - b) / v - 1, 1)$$

$$i'_{r+1} = (b + v \cdot i'_r, b + v \cdot i'_r + (v - 1), 1)$$

$$\text{in } \langle i_1, \dots, \langle i'_r, [\langle i'_{r+1}, xs \rangle] \rangle \dots \rangle$$

$$\mathcal{E}_f \llbracket \text{interchange}(l, r_1, r_2) \rrbracket =$$

$$\lambda \sigma. \text{let } \langle i_1, \dots, \langle i_{r_1}, \dots, \langle i_{r_2}, xs \rangle \dots \rangle \dots \rangle = \sigma(l)$$

$$\text{in } \langle i_1, \dots, \langle i_{r_2}, \dots, \langle i_{r_1}, xs \rangle \dots \rangle \dots \rangle$$

$$\mathcal{P}_{\text{stmt}} \llbracket l' = \text{tile}(l, v) \rrbracket =$$

$$\mathcal{P}_{\text{prog}} \left[\begin{array}{l} l_0 = \text{stripmine_n}(l, d, v) \\ l_1 = \text{interchange_n}(l_0, 2, 2d - 2) \\ l_2 = \text{interchange_n}(l_1, 3, 2d - 3) \\ \dots \\ l_{d-1} = \text{interchange_n}(l_{d-2}, d, d) \\ l' = \text{interchange_n}(l_{d-1}, d + 1, d - 1) \end{array} \right]$$

Formally defined
transformation primitives

Higher-level transformations
via composition


```

<program> ::= <stmt> <program>
           | ε
<stmt>    ::= <id> = <expression>
           | <id> = @(<id>): <expression>
           | codegen (<ids>)
           | init (...)
<expression> ::= <Texpression>
              | <Lexpression>
<Texpression> ::= scalar ()
               | tensor ([[<ints>]])
               | eq (<id>, <iters>? → <iters>)
               | vop (<id>, <id>, [[<iters>?], <iters>?])
               | op (<id>, <id>, [[<iters>?], <iters>?]) → <iters>
<Lexpression> ::= build (<id>)
               | stripmine (<id>, <int>, <int>)
               | interchange (<id>, <int>, <int>)
               | fuse_outer (<id>, <id>, <int>)
               | fuse_inner (<id>, <int>)
               | unroll (<id>, <int>)
<iters>      ::= [[<ids>]]
<ids>       ::= <id> {, <id>}*
<ints>      ::= <int> {, <int>}*
    
```


A. Susungi, et al. "Meta-programming for cross-domain tensor optimizations" GPCE'18, 79-92

Cross-domain tensor optimization


(a) mttkrp




(b) bmm




(c) sddmm




(d) gconv



(e) interp



(f) helm



Performance of Pluto could be reproduced

Higher abstraction → more optimization potential

A. Susungi, et al. "Meta-programming for cross-domain tensor optimizations", GPCE'18, 79-92

Tell: Formal language – added value

- ❑ Core common to multiple tensor languages
- ❑ Index-free notation and strong type system
- ❑ **Provably** no out-of-bound accesses

```
A = placeholder((m,h), name='A')
B = placeholder(h,h, name='B')
k = reduce_axis(0, A, B, name='k')
C = compute((m, lambda i, j:
            sum(A[k, i] * B[k, j], axis=k))
```

$\llbracket \cdot \rrbracket : \text{Context} \rightarrow \text{Memory} \rightarrow (\text{list of Nat}) \rightarrow \mathbb{D}$

$\llbracket x \rrbracket \Gamma \mu \bar{i} = \mu x \bar{i}$

$\llbracket (e) \rrbracket \Gamma \mu \bar{i} = \llbracket e \rrbracket \Gamma \mu \bar{i}$

$\llbracket \text{add } e_0 e_1 \rrbracket \Gamma \mu \bar{i} = \llbracket e_0 \rrbracket \Gamma \mu \bar{i} + \llbracket e_1 \rrbracket \Gamma \mu \bar{i}$

$\llbracket \text{mul } e_0 e_1 \rrbracket \Gamma \mu \bar{i} = \begin{cases} \llbracket e_0 \rrbracket \Gamma \mu [] \cdot \llbracket e_1 \rrbracket \Gamma \mu \bar{i}, & \text{if } \text{type}_{\Gamma}(e_0) = [] \\ \llbracket e_0 \rrbracket \Gamma \mu \bar{i} \cdot \llbracket e_1 \rrbracket \Gamma \mu \bar{i}, & \text{otherwise} \end{cases}$

$\llbracket \text{prod } e_0 e_1 \rrbracket \Gamma \mu (\bar{i}_0 \# \bar{i}_1) = \llbracket e_0 \rrbracket \Gamma \mu \bar{i}_0 \cdot \llbracket e_1 \rrbracket \Gamma \mu \bar{i}_1,$
if $\text{rank}_{\Gamma}(e_0) = \text{length}(\bar{i}_0)$ and $\text{rank}_{\Gamma}(e_1) = \text{length}(\bar{i}_1)$

$\llbracket \text{red}_+ i e \rrbracket \Gamma \mu [j_1, \dots, j_{i-1}, j_i, \dots, j_k] = \sum_{m=1}^n \llbracket e \rrbracket \Gamma \mu [j_1, \dots, j_{i-1}, m, j_i, \dots, j_k],$ if $\text{type}_{\Gamma}(e) = [n_1, \dots, n_{i-1}, n, n_{i+1}, \dots, n_{k+1}]$

$\llbracket \text{transp } i_0 i_1 e \rrbracket \Gamma \mu [j_1, \dots, j_{i_0}, \dots, j_{i_1}, \dots, j_k] =$

$\llbracket e \rrbracket \Gamma \mu [j_1, \dots, j_{i_1}, \dots, j_{i_0}, \dots, j_k]$

$\llbracket \text{diag } i_0 i_1 e \rrbracket \Gamma \mu [j_1, \dots, j_{i_0-1}, j_{i_0}, j_{i_0+1}, \dots, j_{i_1-1}, j_{i_1}, \dots, j_k] =$

$\llbracket e \rrbracket \Gamma \mu [j_1, \dots, j_{i_0-1}, j_{i_0}, j_{i_0+1}, \dots, j_{i_1-1}, j_{i_1}, j_{i_1+1}, \dots, j_k]$

$\llbracket \text{expa } i n e \rrbracket \Gamma \mu [j_1, \dots, j_{i-1}, j_i, j_{i+1}, \dots, j_k] =$

$\llbracket e \rrbracket \Gamma \mu [j_1, \dots, j_{i-1}, j_{i+1}, \dots, j_k]$

$\llbracket \text{proj } i m e \rrbracket \Gamma \mu [j_1, \dots, j_{i-1}, j_i, \dots, j_k] =$


$\llbracket e \rrbracket \Gamma \mu [j_1, \dots, j_{i-1}, m, j_i, \dots, j_k]$

N.A. Rink, N. A. and J. Castrillon. "Tell: a type-safe imperative Tensor Intermediate Language", ARRAY'19, pp. 57-68

TeIL in MLIR


- ❑ Primitive ops instead of index maps
- ❑ Easier to express identities (big-O trfs)
- ❑ Uses symbolic math, infinite precision

- ❑ Scalar types
 - ❑ ScIL provides scalar operators
 - ❑ ScIL provides Rationals, Neutrals, ...
 - ❑ Base2 provides parametric binary number types
 - ❑ Based2 models (custom) hardware




Multi-level lowering with MLIR

□ Encoding transformations



Domain-specific optimization

- ❑ Encode algebraic transformations (Interpolation as example)
- ❑ Direct feedback to expert via DSL export



FPGA code generation: Bus-attached FPGAs

❑ H2020 EU Project: Convergence HPC, Big Data and ML


C. Pilato, et al. "EVEREST: A design environment for extreme-scale big data analytics on heterogeneous platforms", DATE 2021

❑ Inverse Helmholtz Kernel

$$\mathbf{v}_e = (\mathbf{S} \otimes \mathbf{S} \otimes \mathbf{S}) \mathbf{D}_e^{-1} (\mathbf{S}^T \otimes \mathbf{S}^T \otimes \mathbf{S}^T) \mathbf{u}_e$$


```
t = S # S # S # u . [[1
r = D * t
v = S # S # S # r . [[0
```

Lifetime analysis
(polyhedral analysis)



Menosyne

mem-subsystem gen (buffer sharing)





K. F. A. Friebel, S. Soldavini, G. Hempel, C. Pilato, J. Castrillon, "From Domain-Specific Languages to Memory-Optimized Accelerators for Fluid Dynamics", Proceedings of the FPGA for HPC Workshop, held in conjunction with IEEE Cluster 2021, Sep 2021

FPGA code generation: Bus-attached FPGAs

- ❑ H2020 EU Project: Convergence HPC, Big Data and ML
- ❑ Exploring configurations on small FPGAs
- ❑ Example on Inverse Helmholtz kernel



<https://everest-h2020.eu>




K. F. A. Friebel, S. Soldavini, G. Hempel, C. Pilato, J. Castrillon, "From Domain-Specific Languages to Memory-Optimized Accelerators for Fluid Dynamics", Proceedings of the FPGA for HPC Workshop, held in conjunction with IEEE Cluster 2021, Sep 2021

FPGA code generation: HBM FPGA

- ❑ H2020 EU Project: Convergence HPC, Big Data and ML
- ❑ HBM-FPGA and Cloud FPGA (ongoing)



<https://everest-h2020.eu>





S. Soldavini, K. F. A. Friebel, et al. "Automatic Creation of High-Bandwidth Memory Architectures from Domain-Specific Languages: The Case of Computational Fluid Dynamics". In: ArXiv, arXiv:2203.10850 (Mar. 2022)

FPGA code generation: HBM FPGA

- ❑ H2020 EU Project: Convergence HPC, Big Data and ML
- ❑ HBM-FPGA and Cloud FPGA (ongoing)







<https://everest-h2020.eu>



S. Soldavini, K. F. A. Friebel, et al. "Automated Computational Fluid Dynamics". In: ArXiv, (

Emerging data-centric architectures

- ❑ Compute (almost) in-place, avoid data movement, transformations to match primitives
- ❑ Novel architectures for near-memory and in-memory computing



Bartolini, S., and Biagio P. "Parallel Programming in Cyber-Physical Systems." Cyber-Physical Systems Security. Springer 2018


Samsung, Lee, Sukhan, et al. "Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product." ISCA 2021.

UPMEM by Gómez-Luna, Juan, et al. "Benchmarking a new paradigm: An experimental analysis of a real processing-in-memory architecture." arXiv preprint arXiv:2105.03814 (2021).


Emerging memories and in-memory computing

- Compute in-place, avoid data movement, transformations to match primitives


In-PCM Computing



Joshi, Vinay, et al. "Accurate deep neural network inference using computational phase-change memory." *Nature Communications* 11.1 (2020): 1-13.



In-RTM Computing




Y. Wang et al., "An Energy-Efficient Nonvolatile In-Memory Computing Architecture for Extreme Learning Machine by Domain-Wall Nanowire Devices," in *IEEE Transactions on Nanotechnology*, 2015.

Parkin, Stuart SP, Masamitsu Hayashi, and Luc Thomas. "Magnetic domain-wall racetrack memory." *Science* 320.5873 (2008): 190-194.


Emerging memories and in-memory computing

- Compute in-place, avoid data movement, transformations to match primitives

In-PCM Computing



In-RTM Computing



What are primitives in in-memory computing?


- In-PCM **dot-products, non-linear functions, ...**
- In-RTM bulk logic and **majority operations, efficient counting, ...**
- Others: (approx.) **content-addressable memories (FeFETs, ...)**

Joshi, Vinay, et al. "Accurate deep neural network inference using computational phase-change memory." *Nature Communications* 11.1 (2020): 1-13.

Parkin, Stuart SP, Masamitsu Hayashi, and Luc Thomas. "Magnetic domain-wall racetrack memory." *Science* 320.5873 (2008): 190-194.

End-to-end compiler for PCM acceleration

- ❑ MLIR frontend for general tensor expressions
 - ❑ Reuse GEMM transformations from **linalg** (in MLIR)
 - ❑ High-level transformations and lowering to **CIM dialect**



A. Siemieniuk, L. Chelini, A. A. Khan, J. Castrillon, A. Drebes, H. Corporaal, T. Grosser, M. Kong, "OCC: An Automated End-to-End Machine Learning Optimizing Compiler for Computing-In-Memory", In IEEE TCAD 2021

Lowering examples

```
def contr(int16(K,L,M) A, int16(L,K,N) B)
  -> (int16(M,N) C)
{
  C(m,n) += A(k,l,m) * B(l,k,n)
}
```


⇓ lowers to

```
%0 = linalg.transpose(%A, {2, 0, 1})
%1 = linalg.transpose(%B, {1, 0, 2})
%2 = linalg.reshape(%0, {0, {1, 2}})
%3 = linalg.reshape(%1, {{0, 1}, 2})
// eligible for offloading to CIM
linalg.matmul(%2, %3, %C)
```

```
// loop interchanged GEMM
scf.for %k = %c0 to %numTiles step %c1 {
  scf.for %j = %c0 to %tiledCols step %c1 {
    %tileB = cim.copyTile(%B, %k, %j)
    cim.write(%id, %tileB)
    scf.for %i = %c0 to %tiledRows step %c1 {
      %tileC = cim.copyTile(%C, %i, %j)
      ...
      cim.storeTile(%tileC, %C, %i, %j)
    }
  }
}
```


```
linalg.matmul(%A, %B, %C)
  ⇓ lowers to
// tiled GEMM in the CIM dialect
%c0 = constant 0 : i32
%c1 = constant 1 : i32
%id = constant 0 : i32 // tile id
scf.for %i = %c0 to %tiledRows step %c1 {
  scf.for %j = %c0 to %tiledCols step %c1 {
    %tileC = cim.copyTile(%C, %i, %j)
    %tempTile = cim.allocDuplicate(%tileC)
    scf.for %k = %c0 to %numTiles step %c1 {
      %tileA = cim.copyTile(%A, %i, %k)
      %tileB = cim.copyTile(%B, %k, %j)
      cim.write(%id, %tileB)
      cim.matmul(%id, %tileA, %tempTile)
      cim.barrier(%id)
      // tileC += tempTile
      cim.accumulate(%tileC, %tempTile)
    }
    cim.storeTile(%tileC, %C, %i, %j)
  }
}
```

Optimization results: Beyond Matmult



Racetrack memories and shifts

- ❑ Latency highly depends on allocation and address traces
- ❑ System-level simulators (interoperable w/ e.g. gem5)
- ❑ Compiler optimizations for scalars, arrays and instructions



Khan, et al. "RTSim: A Cycle-accurate Simulator for Racetrack Memories", In IEEE Computer Architecture Letters, 2019



Khan, et al. "Generalized Data Placement Strategies for Racetrack Memories", DATE 2020

Khan, et al. "ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0", ACM TACO 2019

Multanen, et al. "Energy-Efficient Instruction Delivery in Embedded Systems with Domain Wall Memory", IEEE ToC 2021


Tensor expressions on RTMs

- Consecutive accesses can be pre-shifted
- Avoid “rewinding the tape”



Latency comparison vs SRAM

- ❑ Un-optimized and naïve mapping: Even worse latency than SRAM
- ❑ 24% average improvement (even with very conservative circuit simulation)




A. A. Khan, et al, "Optimizing Tensor Contractions for Embedded Devices with Racetrack Memory Scratch-Pads", LCTES'19, pp. 5-18, 2019

A. A. Khan, et al. "Optimizing Tensor Contractions for Embedded Devices with Racetrack and DRAM Memories". ACM TECS 2020

Energy comparison vs SRAM

- Higher savings due to less leakage power
- 74% average improvement (in addition to savings due to DRAM placement)





A. A. Khan, et al, "Optimizing Tensor Contractions for Embedded Devices with Racetrack Memory Scratch-Pads", LCTES'19, pp. 5-18, 2019

A. A. Khan, et al. "Optimizing Tensor Contractions for Embedded Devices with Racetrack and DRAM Memories". ACM TECS 2020

Generalization: RTM optimizing compiler


- Jointly optimize layout and operation scheduling
- Interplay with other (polyhedral) loop optimizations: Tiling, fusion, ...



Khan, et al. "Polyhedral Compilation for Racetrack Memories". IEEE TCAD 2020

Example: Optimizations for stencils for RTM



- Average improvements in performance (~20%) and energy consumption (~40%)




Khan, et al. "Polyhedral Compilation for Racetrack Memories". IEEE TCAD 2020

Random forests

- ❑ Popular way for decision making @ edge
- ❑ Example of less-predictable access
- ❑ Use training statistics for tree placement




C. Hakert, "BLOwing Trees to the Ground: Layout Optimization of Decision Trees on Racetrack Memory", DAC 2021



In-RTM computing

- ❑ Transverse reads
 - ❑ Pass current through nanowire (not for shifting)
 - ❑ Sensed resistance correlates with the amount of ones (group XOR)




K. Roxy, IEEE T Nano 2020

- ❑ Studying how to generalize from this through hand-crafted designs...

Example: Hyper dimensional computing (HDC)

❑ HDC: Embed data in 10 k-dimensions – Von-Neuman Bottleneck!


❑ Leverage bulk-wise binary operations



Khan, A. A., Ollivier, S., Longofono, S., Hempel, G., Castrillon, J., & Jones, A. K. (2022). Brain-inspired Cognition in Next Generation Racetrack Memories. In ACM TECS 2022

© Prof. J. Castrillon. Keynote, LCTES 2022


Example: Hyper dimensional computing (HDC)



raining

- Binding
- Permutation
- Bundling

~6x faster and 5.3x less energy over FPGA accelerator



Khan, A. A., Ollivier, S., Longofono, S., Hempel, G., Castrillon, J., & Jones, A. K. (2022). "Brain-inspired Cognition in Next Generation Racetrack Memories" In ACM TECS 2022


Summary

- ❑ Tame ever-increasing system complexity
 - ❑ Domain-specific abstractions, compilation flows, ...
 - ❑ Example for tensor expressions
 - ❑ Optimization for CPU, in-memory, RTM placement, ...


Challenges

- ❑ Understanding and modeling primitives from down below
- ❑ Simulators, prototypes in interdisciplinary research efforts
- ❑ Optimization/DSE: ML? simpler heuristics useful again?
- ❑ Joint work across stack layers will be key!

J. Castrillon, et al. "A Hardware/Software Stack for Heterogeneous Systems", In IEEE Transactions on Multi-Scale Computing Systems, 2018



Thanks! & Acknowledgements



Hasna Bouraoui João Cardoso Hamid Farzaneh Clément Fournier Karl Friebel Dr. Asif Khan Robert Khasanov



Alexander Brauckmann



Nesrine Khouzami Dr. Steffen Köhler Christian Menard Julian Robledo Lars Schütze Felix Wittwer



Dr. Fazal Hameed

..., and previous members of the group (**Norman Rink**, Sven Karol, Sebastian Ertel, **Andres Goens**), and collaborators (**J. Fröhlich**, I. Sbalzarini, **A. Cohen**, **T. Grosser**, **T. Hoefler**, H. Härtig, **H. Corporaal**, **C. Pilato**, **S. Parkin**, **P. Jääskeläinen**, **J-J. Chen**, **A. Jones**)

Funded by



CO4RTM (Number 450944241)



<https://everest-h2020.eu>

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 957269

STAATSMINISTERIUM
FÜR WISSENSCHAFT
KULTUR UND TOURISMUS



References



- [**RWDSL'18**] N. A. Rink, et al. "CFDlang: High-level code generation for high-order methods in fluid dynamics". RWDSL'18.
- [**GPCE'18**] A. Susungi, et al. "Meta-programming for cross-domain tensor optimizations" GPCE'18, 79-92.
- [**Array'19**] N.A. Rink, N. A. and J. Castrillon. "Tell: a type-safe imperative Tensor Intermediate Language", ARRAY'19, pp. 57-68
- [**DATE'21**] C. Pilato, et al. "EVEREST: A design environment for extreme-scale big data analytics on heterogeneous platforms", DATE 2021
- [**FPGAHPC'21**] K. F. A. Friebel, et al. "From Domain-Specific Languages to Memory-Optimized Accelerators for Fluid Dynamics", FPGA for HPC @ IEEE Cluster 2021
- [**Arxiv'22**] S. Soldavini, K. F. A. Friebel, et al. "Automatic Creation of High-Bandwidth Memory Architectures from Domain-Specific Languages: The Case of Computational Fluid Dynamics". In: ArXiv, arXiv:2203.10850 (Mar. 2022)
- [**TCAD'21**] A. Siemieniuk, et al. "OCC: An Automated End-to-End Machine Learning Optimizing Compiler for Computing-In-Memory", IEEE TCAD, 2021
- [**LCTES'19**] A. A. Khan, et al. "Optimizing Tensor Contractions for Embedded Devices with Racetrack Memory Scratch-Pads", Proceedings of the 20th ACM SIGPLAN/SIGBED LCTES'19, pp. 5-18, Jun 2019
- [**TACO'19**] Khan, et al. "ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0", ACM TACO 2019
- [**CAL'19**] Khan, et al. "RTSim: A Cycle-accurate Simulator for Racetrack Memories", In IEEE Computer Architecture Letters, 2019
- [**TECS'20**] A. A. Khan, et al. "Optimizing Tensor Contractions for Embedded Devices with Racetrack and DRAM Memories". ACM TECS 2020
- [**TCAD'20**] A. A. Khan, et al., "Polyhedral Compilation for Racetrack Memories", In IEEE TCAD'20, vol. 39, no. 11, pp. 3968-3980, Oct 2020.
- [**DATE'20**] Khan, et al. "Generalized Data Placement Strategies for Racetrack Memories", DATE 2020
- [**ToCS21**] Multanen, et al. "Energy-Efficient Instruction Delivery in Embedded Systems with Domain Wall Memory", IEEE ToC 2021
- [**DAC'21**] C. Hackert, "BLOWing Trees to the Ground: Layout Optimization of Decision Trees on Racetrack Memory", DAC 2021
- [**TECS'22**] Khan, A. et al. "Brain-inspired Cognition in Next Generation Racetrack Memories" In ACM TECS 2022
- [**TMSCS'18**] J. Castrillon, et al. "A Hardware/Software Stack for Heterogeneous Systems", In IEEE Transactions on Multi-Scale Computing Systems, pp. 243-259, 2018.