Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators

Salim Ullah, Tuan Duy Anh Nguyen, and Akash Kumar, Senior Member, IEEE

Abstract—Multiplication is one of the most extensively used arithmetic operations in a wide range of applications, such as multimedia processing and artificial neural networks. For such applications, multiplier is one of the major contributors to energy consumption, critical path delay, and resource utilization. These effects get more pronounced in field-programmable gate array (FPGA)-based designs. However, most of the state-of-the-art designs are done for ASIC-based systems. Furthermore, a few field-programmable gate array (FPGA)-based designs that exist are largely limited to unsigned numbers, which require extra circuits to support signed operations. To overcome these limitations for the FPGA-based implementations of applications utilizing signed numbers, this letter presents an area-optimized, low-latency, and energy-efficient architecture for an accurate signed multiplier. Compared to the Vivado area-optimized multiplier IP, our implementations offer up to 40.0%, 43.0%, and 70.0% reduction in terms of area, latency, and energy, respectively. The RTL implementations of our designs will be released as an open-source library at https://cfaed.tu-dresden.de/pd-downloads.

Index Terms—Accelerator architectures, artificial neural networks (ANN), fixed-point arithmetic, field-programmable gate arrays (FPGAs), multiplying circuits.

I. INTRODUCTION

APPLICATIONS in the domain of digital signal processing and machine learning extensively use multiplication as one of the basic arithmetic operations. The architecture of a selected multiplier and its implementation directly affect the overall performance, resource utilization, and energy consumption of such applications. The FPGA synthesis tools tend to use DSP blocks for high-performance multiplication [1]. However, two points are worth noting concerning the DSP blocks utilization.

1) For many applications, such as artificial neural networks (ANNs), the 32-b floating-point precision is often not necessary for obtaining acceptable quality results. As discussed in Section III, our 8-b quantized implementation of an ANN reduces the classification accuracy only by 0.42% when compared with full-precision classification accuracy. For implementing multipliers for these low-precision numbers, the synthesis tools opt to use lookup tables (LUTs) instead of DSP blocks.

2) As noted by Ullah et al. [2] and Kuon and Rose [3], due to the nonuniform distribution of these DSP blocks across the FPGA, the critical path delay could be adversely affected when many of them have to be concatenated for large multiplication operations. Moreover, DSP resources are limited. On the other hand, the LUT resources are much larger. They also offer comparable performance with better energy-efficiency and flexibility than the DSP blocks for small-sized multipliers. Therefore, it is more advantageous to have the option to use the low-area, high-performance, and energy-efficient LUT-based multiplier beside the DSP blocks. In this letter, we provide area-optimized, low-latency, and energy-efficient accurate signed multipliers for FPGA-based systems.

FPGA vendors, such as Xilinx and Intel, provide softcore LUT-based multipliers (signed and unsigned) as described in [4]. These multipliers can be either area or speed optimized. Booth’s algorithm [5] is also a commonly used technique for multiplication because it reduces the total number of generated partial products by encoding the multiplier bits. The widely known related works are [7]–[9] and [11]. Kumm et al. [7] and Walters [8] have used Booth’s algorithm to present area-efficient radix-4 multiplier implementations for Xilinx FPGAs. However, these implementations do not use compressor trees for adding the generated partial products and have large critical path delays. More importantly, Kumm et al. [7] has not discussed the implementations for signed numbers. Parandeh-Afshar et al. [11] have proposed a partial product compressor tree for Altera (now Intel) FPGAs. Nonetheless, their generalized parallel counters underutilize LUTs in two consecutive adaptive logic modules (ALMs). Their follow-up work, Parandeh-Afshar and Ienne [9] have used the Booth’s and Baugh-Wooley’s multiplication [6] algorithms for area-efficient multiplier implementation. However, in order to reduce the effective length of the carry chains, their design limits the length of the ALM to five, resulting in the underutilization of the FPGA resources.

On the other hand, Kakacak [12] and Kumm et al. [13] utilized smaller multiplier blocks for designing higher order multipliers. However, such techniques prove to be only useful for small bit-width multipliers; for higher bit-width multipliers, they consume more FPGA resources. For example, the logic-based implementation (using the “××” operation) of an accurate 8 × 8 multiplier on Virtex-7 FPGA in Xilinx Vivado, with default synthesis options, consumes 71 LUTs, whereas the modular implementation of an accurate 8 × 8 multiplier using accurate 4×4 multipliers consumes 82 LUTs.

A. Motivation for Signed Multipliers

For some signed numbers-based applications, it may still be possible to implement the required hardware accelerators utilizing unsigned multiplier designs. For example, we have quantized the trained parameters (weights and biases) of a
lightweight ANN to 8-b fixed-point numbers to implement the ANN on FPGA. These parameters are signed numbers.

To implement the ANN hardware using unsigned multipliers, we require additional signed-unsigned converters to extract the sign bit from the operands and compute the final product sign. These converters receive 2’s complement numbers and produce corresponding numbers in sign–magnitude format. After multiplication in sign–magnitude format, the result is converted back to the 2’s complement scheme using signed–unsigned converter. These additional modules have increased the critical path delay of each multiplier by 2.061 ns and LUTs utilization by 24. Therefore, for the hardware implementations of applications utilizing signed numbers, it is always advantageous to have high performance signed arithmetic units.

B. Novel Contributions

Our contributions include the following.

1) A Novel Architecture for Booth Multiplier: Using 6-input LUTs and associated fast carry chains of modern FPGAs, we present an architecture for signed multipliers that provides better performance\(^1\) than state-of-the-art designs.

2) Parallel Generation of Partial Products: We eliminate the need for sequential computation of the partial products and generate all Booth-encoded partial products in parallel; that significantly reduces the overall critical path delay of the multiplier.

3) Efficient Partial Products Encoding: Our partial product encoding technique reduces the length of the carry chain in each partial product to further reduce the critical path of the multiplier.

II. PROPOSED DESIGNS OF ACCURATE MULTIPLIERS

Using the concepts of radix-4 Booth’s multiplication algorithm, we present our area-optimized, low-latency, and energy-efficient accurate signed multipliers. The correct sign of a partial product, in booth’s encoding (BE)-based multiplier, is decided by the sign of the multiplicand (the MSB) and the corresponding value of BE. Table I(a) and (b) shows the list of required sign extensions (SEs) for all possible combinations of BE’s values and MSB of the multiplicand. We have used Bewick’s SE technique\(^{[16]}\) to implement the correct sign of a partial product. Unlike state-of-the-art implementations, our proposed architecture computes all partial products in parallel and then adds the generated partial products using multiple 4:2 compressors and a ripple carry adder (RCA). The parallel generation of partial products significantly reduces the critical path delay of the multiplier. Our implementations provide optimized configurations for the 6-input LUTs and the associated carry chains in a logic slice of modern FPGAs such as Xilinx Virtex-7 series.

A. Accurate Signed Partial Products Generation

Fig. 1 shows the configurations of the 6-input LUTs used for the implementation of the proposed accurate multiplier. The BE is implemented by LUT Type-A configuration, as shown in Fig. 1(a). It receives five inputs, i.e., \(a_n\) and \(a_{n-1}\) (from multiplicand) and \(b_{m+1}\), \(b_m\), and \(b_{m-1}\) (from multiplier). The LUT internally implements three MUXes. Based on the value of BE, the first MUX (controlled by \(s\) signal) decides whether \(a_n\) or \(a_{n-1}\) should be forwarded for partial product generation. The second MUX, controlled by \(c\) signal, manages the inversion of the output of the first MUX. Finally, the third MUX can make the partial product zero depending upon the value of the \(z\) signal. This information is forwarded to the associated carry chain as carrying propagate signal \(p_{out}\). The input \(a_n\) is used as the carry generate signal \(g_{out}\) for the carry chain.

Bewick’s SE technique for each partial product row is implemented by LUT Type-B and LUT Type-C configurations, as shown in Fig. 1(b) and (c), respectively. The LUT Type-B receives five inputs, i.e., \(b_{m+1}\), \(b_m\), and \(b_{m-1}\) (from multiplier), \(a_n\) (the MSB of the multiplicand), and \(p_m\). The \(p_m\) signal is constant “1” for the first row of partial products and for all other rows it is constant “0.” The LUT computes the SE signal, performs the XOR operation on it and provides the result to the associated carry chain as the carry propagate signal \(p_{out}\). The carry generate signal \(g_{out}\) is directly provided by the \(p_m\) signal. LUT Type-C is used to transfer the correct sign information of its respective partial product row to the following partial product row.

Utilizing LUTs of types A, B, and C, Fig. 2(a) shows the first row of partial products for an \(8 \times 8\) multiplier. The rightmost LUT of Type-A in each partial product row is used for computing the required input carry. This input carry is applied for representing a partial product in 2’s complement format. For an \(8 \times 8\) multiplier, a total of four partial product rows will be generated. The last partial product row does not require an LUT of Type-C.

B. Optimizing Critical Path Delay

For an \(N \times M\) multiplier, the length of the carry chain in each partial product row is \(N + 4\) bits. To improve the critical path delay of the multiplier, the length of the carry chain can be reduced to \(N + 1\) bits. A critical path delay-optimized implementation of our novel multiplier is shown in Fig. 2(b). The partial product terms \(pp_{(x,0)}\) and \(pp_{(x,1)}\), in each partial product row, require one and two bits of the multiplicand, respectively. These two partial product terms can be implemented by one single 6-input LUT “A1.” Similarly, \(pp_{(x,2)}\), in each partial product row, can be independently implemented using another 6-input LUT “A2.” A separate 6-input LUT, “CG,” can be used to compute the correct input carry for each partial product row.

Fig. 3 shows the internal configurations of LUT types A1, A2,
and CG, respectively. LUT types A2 and CG only differ in the output signals \( p_{out} \) and \( c_{out} \). LUT type A2 utilizes \( p_{out} \) signal solely, whereas LUT type CG uses \( c_{out} \) signal exclusively. For an \( N \times M \) multiplier, the number of LUTs required
to generate partial products is \( (N + 3) \times [M/2] - 1 \).

### C. Accumulation of Generated Partial Products

For the reduction of generated partial products to compute the final product, binary adders, ternary adders, and 4:2 compressors [15] can be utilized. A 4:2 compressor is capable of reducing four partial product rows to two output rows. During our experiments, we observe that the deployment of ternary adders might reduce the overall resource utilization. However, they have higher critical path delays than binary adders. Therefore, in this letter, the 4:2 compressors and binary adders are used for the reduction of the generated partial products. We have used the 6-input LUTs and the associated carry chains to implement them.

### III. RESULTS AND DISCUSSION

We have used VHDL for the RTL implementations of all presented multipliers. The proposed designs have been synthesized and implemented using Xilinx Vivado 17.4 for the Virtex-7 xc7v585tfgg1157-3 FPGA (unless stated otherwise). Power values are estimated by the simulator and power analyzer tools provided by Vivado.

We have compared the implementation results of our proposed multiplier with the Vivado’s area/speed-optimized multiplier IPs [4], “R1” [8], “R5” [7], and “R7” [14]. Furthermore, the proposed design is also evaluated against the state-of-the-art approximate multipliers “R2” [17], “R3” [2], “R4” [18], and an \( 8 \times 8 \) multiplier “R6” from [14]. For the

2 A generic and open-source implementation for every size of multiplier is not available. Signed multiplier “mul8s_1KV8.v” from the library is used.

3 For “R6” approximate “mul_000.v” from the library is used.
TABLE II
IMPLEMENTATION RESULTS OF DIFFERENT MULTIPLIERS. "R2," "R3," "R4," "R5," and "R6" MULTIPLIERS ARE IMPLEMENTED WITH THE SIGNED–UN SIGNED CONVERTERS. THE RESULTS WITH SHADING ARE THE LOWEST IN THEIR RESPECTIVE COLUMN

<table>
<thead>
<tr>
<th>Design</th>
<th>4bd</th>
<th>8bd</th>
<th>16x16</th>
<th>32x32</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
<td>CPD (n)</td>
<td>EDP (nJ)</td>
<td>LUTs</td>
</tr>
<tr>
<td>Ours</td>
<td>18</td>
<td>1.65</td>
<td>1.65</td>
<td>24</td>
</tr>
<tr>
<td>MNIST (4)</td>
<td>10</td>
<td>2.96</td>
<td>1.32</td>
<td>34</td>
</tr>
<tr>
<td>Vivado IP [27] [4]</td>
<td>18</td>
<td>2.14</td>
<td>2.27</td>
<td>74</td>
</tr>
<tr>
<td>R3: Pek [18]</td>
<td>21</td>
<td>3.35</td>
<td>3.47</td>
<td>91</td>
</tr>
<tr>
<td>R6: Rothman [18]</td>
<td>18</td>
<td>3.22</td>
<td>3.55</td>
<td>92</td>
</tr>
<tr>
<td>R7: Mezina [19] area Approx</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R7: Mezina [19] Accurate</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Vivado IP (area) [4]</td>
<td>30</td>
<td>2.91</td>
<td>6.56</td>
<td>88</td>
</tr>
</tbody>
</table>

Fig. 5. Results of the neural network use-case. The LUT resources and EDP obtained for designs with different multiplier are normalized to Vivado-area.

IV. CONCLUSION

This letter presented a novel area-optimized, low-latency, and energy-efficient accurate signed multiplier architecture for FPGA-based systems. We have also evaluated the benefits of our multipliers in neural network applications. The RTL models of our designs will be released as an open-source library at https://fcaed.tu-dresden.de/pd-downloads.

REFERENCES

[1] 7 Series DSPI4S1 Slice, document UG479, Xilinx, San Jose, CA, USA, 2018.