

The structure of LLVM backends

Dr. Norman A. Rink

Technische Universität Dresden, Germany

norman.rink@tu-dresden.de

Bloomberg Clang/LLVM Sprint Weekend

6-7 February 2016

London, England

Introduction

```
int kernel(int *a, int b,
           unsigned int i) {
    return a[i] * b;
}
```



clang

```
define i32 @kernel(i32* %a, i32 %b, i32 %i) {
    %1 = getelementptr i32* %a, i32 %i
    %2 = load i32* %1
    %3 = mul i32 %2, %b
    ret i32 %3
}
```

opt

analysis
 transformation
 instrumentation

llc

*.{o,s}

IRPasses

- target specific
- e.g. transformation of intrinsics, expanding of atomic operations

InstSelector

MachinePasses

ExpandISelPseudos

PreRegAlloc

- may want to run a scheduler here

RegAlloc

- use one of LLVM's predefined register allocators

PostRegAlloc

PrologEpilogInserter

- predefined pass
- requires hooks to manage frame and stack pointers

ExpandPostRAPseudos

PreSched2

- e.g. anything that aides subsequent scheduling

PostRAScheduler

- can use predefined scheduler here

PreEmitPass


- e.g. VLIW packing

```
define i32 @kernel(i32* %a, i32 %b, i32 %i) {  
    %1 = getelementptr i32* %a, i32 %i  
    %2 = load i32* %1  
    %3 = mul i32 %2, %b  
    ret i32 %3  
}
```

CAVEAT:

Code samples and graphs in this talk not from the most recent version of LLVM.


Instruction selection – part I



llc -view-dag-combine1-dags


dag-combine1 input for kernel.

Instruction selection – part II



scheduler input for kernel:

SelectionDAG pattern matching



Selection DAG patterns and TableGen

```


class X86Inst<bits<8> opcode, Format f, dag outs, dag ins, string AsmStr, list<dag> pattern,
    InstrItinClass itin> : Instruction {
  bits<8> Opcode = opcode;
  Format Form = f;
  dag OutOperandList = outs;
  dag InOperandList = ins;
  string AsmString = AsmStr;
  let Pattern = pattern;
  let Itinerary = itin;
}

def MOV32rr : X86Inst<0x89, MRMDestReg, (outs GR32:$dst), (ins GR32:$src),
    "mov{l}\t{$src, $dst|$dst, $src}", [], IIC_MOV>;

def MOV32rm : X86Inst<0x8B, MRMSrcMem, (outs GR32:$dst), (ins i32mem:$src),
    "mov{l}\t{$src, $dst|$dst, $src}",
    [(set GR32:$dst, (load addr:$src))], IIC_MOV_MEM>;


def ADD32rr : X86Inst<0xC1, MRMDestReg, (outs GR32:$dst), (ins GR32:$src),
    "add{l}\t{$src, $dst|$dst, $src}",
    [(set GR32:$dst, (add GR32:$dst, GR32:$src))], IIC_ADD_REG>;
  
```


Instruction selection – part II (again)




scheduler input for kernel:

Instruction selection – part III



Instruction selection – part IV



llc -debug

Frame Objects:


```

fi#-3: size=4, align=8, fixed, at location [SP+12]
fi#-2: size=4, align=4, fixed, at location [SP+8]
fi#-1: size=4, align=16, fixed, at location [SP+4]
  
```

BB#0: derived from LLVM BB %0

```

%vreg0<def> = MOV32rm <fi#-3>
%vreg1<def> = MOV32rm <fi#-1>
%vreg2<def> = MOV32rm %vreg1<kill>, 4, %vreg0<kill>
%vreg3<def> = IMUL32rm %vreg2<kill>, <fi#-2>
%EAX<def> = COPY %vreg3<kill>
RETL %EAX
  
```



IRPasses

- target specific
- e.g. transformation of intrinsics, expanding of atomic operations

InstSelector

MachinePasses

ExpandISelPseudos

PreRegAlloc

- may want to run a scheduler here

RegAlloc

- use one of LLVM's predefined register allocators

PostRegAlloc

PrologEpilogInserter

- predefined pass
- requires hooks to manage frame and stack pointers

ExpandPostRAPseudos

PreSched2

- e.g. anything that aides subsequent scheduling

PostRAScheduler

- can use predefined scheduler here

PreEmitPass

- e.g. VLIW packing

What have I not covered? (selection)

- ❑ Talk was mostly about how LLVM does instruction selection.
- ❑ Have not looked at any of LLVM's built-in passes:
 - ❑ register allocators
 - ❑ various schedulers
 - ❑ There is always room for improving things ...
 - ❑ ... or hook in your own favorite *MachinePass*.
- ❑ Have not looked at code emission:
 - ❑ neither assembly ...
 - ❑ ... nor object code
 - ❑ Relocating symbols can be a target-specific issue here.
- ❑ Have not delved into TableGen ...
 - ❑ ... because it is poorly documented.
- ❑ TableGen was viewed as part of the instruction selection phase.
 - ❑ It can do more (cf. Clang).
 - ❑ The SelectionDAG is not everyone's favourite.
 - ❑ Nothing keeps you from hooking in your favourite algorithm for instruction selection.

CAVEAT:

Opinions not based on the most recent version of LLVM.

- ❑ “Writing an LLVM backend”
 - ❑ <http://llvm.org/docs/WritingAnLLVMBackend.html>
- ❑ “Building an LLVM backend”
 - ❑ <http://llvm.org/devmtg/2014-10/Slides/Cormack-BuildingAnLLVMBackend.pdf>
- ❑ “Tutorial: Creating an LLVM Backend for the Cpu0 Architecture”
 - ❑ <http://jonathan2251.github.io/lbd/llvmstructure.html>

Get inspired:

Always start your LLVM project by looking for code that achieves a similar task.

The structure of LLVM backends

Dr. Norman A. Rink

Technische Universität Dresden, Germany

norman.rink@tu-dresden.de

Thank you.