- About-News
- Team
- Collaborations-Grants
- Publications
- Previous Theses
- Vacancies
- Teaching
- Tools
- Contact
Research Grants
1. CirroStrato: Synthesis and layout tools for IP protection based on reconfigurable transistors (more information).
2. SecuReFET: Secure Circuits through inherent Reconfigurable FET (more information).
3. DART: Design Automation for Reconfigurable Transistors (more information).
4. X-ReAp: Cross(X)-Layer Runtime Reconfigurable Approximate Architecture (more information, Extension of ReAp-DFG-2018).
5. PRÄKLIMA FASSADE: Predictive self-learning facade design for smart energy buildings.
6. HANS: A framework for distributed ANN inference on heterogeneous edge devices.
7. SARA: Safety-Aware Relocation of functions in a multi-core computer Architecture.
8. Labview System-on-chip design methodology, 280,000 Euro, 2019.
9. Machine Learning for Fault Modelling in Chip Manufacturing (co-supervision of PhD student, 2020).
10. Design of Partially Reconfigurable Embedded Deep Learning Inference Accelerators (co-supervision of PhD student, since 2020).
11. Co-Design of Algorithms and Hardware for Low-Power Machine Learning Inference (co-supervision of PhD student, since 2020).
12. FPGA Floorplanner for partially reconfigurable systems, 103,500 Euro, 2016 (more information).
13. Digital Hardware for Approximate Computing of Deep Neural Networks (co-supervision of PhD student, 2018-2022).

14. Emulation platform for wildly heterogeneous chips, 40,000 Euro, 2017 (funded by Cfaed Cluster of Excellence, Orchestration seed grant).
15. Enabling very large-scale integration for novel materials, 45,000 Euro, 2016 (funded by Cfaed Cluster of Excellence, Orchestration seed grant).
Ongoing Collaborations
- Prof. Giovanni De Micheli, École Polytechnique Fédérale de Lausanne (EPFL, Switzerland): Logic Synthesis and Emerging Transistor Technologies.
- Prof. Henk Corporaal, Eindhoven University of Technology (TU/e, Netherland): Fault-Tolerant Reconfigurable Hardware Design, FPGA acceleration of Astronomy Applications.
- Prof. Muhammad Shafique, New York University Abu Dhabi (NYUAD, Dubai): Design of Approximate Functional Units for Reconfigurable Accelerators.
- Prof. Said Hamdioui, Delft University of Technology (TU Delft, Netherland): In/Near Memory Computing Architectures.
- Prof. Sai Manoj Pudukotai Dinakarrao, George Mason University (GMU, USA): Approximate Processing In/Near Memory.
- Dr. Andre Guntoro, Robert Bosch GmbH (Germany): Cross-Layer Approximation of Neural Networks.
- Dr. Bernd Waschneck, Infineon (Germany): Co-Design of Algorithms and Reconfigurable Hardware for Embedded Machine Learning Accelerators.
- Dr. Tuan D. A. Nguyen, Xilinx (Singapore): Approximate Computing for Reconfigurable Accelerators, Cross-Layer Reliability of MPSoCs.
- Prof. Pierre - Emmanuel GAILLARDON, University of Utah (USA): Machine Learning for Logic Synthesis.
- Prof. Walter Weber, Vienna University of Technology (TU Wien, Austria): Design of Emerging Transistor Technologies.
- Dr. Farhad Merchant, RWTH Aachen University (Germany): Posit Arithmetic for Artificial Neural Network Design and Hardware Security.
- Prof. Kapil Ahuja, Indian Institute of Technology Indore (IIT Indore, India): Approximation of Neural Networks, From Circuit- to Application-Level.
- Prof. Santosh Kumar Vishvakarma, Indian Institute of Technology Indore (IIT Indore, India): CORDIC-Based Neuron Architecture Design for Neural Networks.
- Prof. Ozgur Sinanoglu, New York University Abu Dhabi (NYUAD, Dubai): Augmenting Security Through Emerging Reconfigurable Transistors.
- Prof. Rolf Drechsler, German Research Center for Artificial Intelligence (DFKI Bremen, Germany): Next Generation of IP Protection Through Reconfigurable Transistors.