Publications

• 2021

• 17. Aditya Lohana, Ansh Rupani, Shubham Rai, Akash Kumar, "Efficient Privacy-Aware Federated Learning by Elimination of Downstream Redundancy", In IEEE Design & Test, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 2021. [doi] [Bibtex & Downloads]

  Efficient Privacy-Aware Federated Learning by Elimination of Downstream Redundancy

  Reference

  Aditya Lohana, Ansh Rupani, Shubham Rai, Akash Kumar, "Efficient Privacy-Aware Federated Learning by Elimination of Downstream Redundancy", In IEEE Design & Test, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 2021. [doi]

  Bibtex

  @article{Lohana_2021,
  doi = {10.1109/mdat.2021.3063373},
  url = {https://doi.org/10.1109%2Fmdat.2021.3063373},
  year = 2021,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  pages = {1--1},
  author = {Aditya Lohana and Ansh Rupani and Shubham Rai and Akash Kumar},
  title = {Efficient Privacy-Aware Federated Learning by Elimination of Downstream Redundancy},
  journal = {{IEEE} Design {\&} Test}
  }

  Downloads

  DandT [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=3015

  ×
• 16. Shubham Rai, Walter Lau Neto, Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi Masahiro Fujita, Guilherme B. Manske, Matheus F. Pontes, Leomar S. da Rosa Junior, Marilton S. de Aguiar, Paulo F. Butzen, Po-Chun Chien, Yu-Shan Huang, Hoa-Ren Wang, Jie-Hong R. Jiang, Jiaqi Gu, Zheng Zhao, Zixuan Jiang, David Z. Pan, Brunno A. de Abreu, Isac de Souza Campos, Augusto Berndt, Cristina Meinhardt, Jonata T. Carvalho, Mateus Grellert, Sergio Bampi, Aditya Lohana, Akash Kumar, Wei Zeng, Azadeh Davoodi, Rasit O. Topaloglu, Yuan Zhou, Jordan Dotzel, Yichi Zhang, Hanyu Wang, Zhiru Zhang, Valerio Tenace, Pierre-Emmanuel Gaillardon, Alan Mishchenko, Satrajit Chatterjee, "Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization", In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. [Bibtex & Downloads]

  Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization

  Reference

  Shubham Rai, Walter Lau Neto, Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi Masahiro Fujita, Guilherme B. Manske, Matheus F. Pontes, Leomar S. da Rosa Junior, Marilton S. de Aguiar, Paulo F. Butzen, Po-Chun Chien, Yu-Shan Huang, Hoa-Ren Wang, Jie-Hong R. Jiang, Jiaqi Gu, Zheng Zhao, Zixuan Jiang, David Z. Pan, Brunno A. de Abreu, Isac de Souza Campos, Augusto Berndt, Cristina Meinhardt, Jonata T. Carvalho, Mateus Grellert, Sergio Bampi, Aditya Lohana, Akash Kumar, Wei Zeng, Azadeh Davoodi, Rasit O. Topaloglu, Yuan Zhou, Jordan Dotzel, Yichi Zhang, Hanyu Wang, Zhiru Zhang, Valerio Tenace, Pierre-Emmanuel Gaillardon, Alan Mishchenko, Satrajit Chatterjee, "Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization", In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021.

  Bibtex

  @InProceedings{shubham2021date-ss3,
  author= {Shubham Rai and Walter Lau Neto and Yukio Miyasaka and Xinpei Zhang and Mingfei Yu and Qingyang Yi Masahiro Fujita and Guilherme B. Manske and Matheus F. Pontes and Leomar S. da Rosa Junior and Marilton S. de Aguiar and Paulo F. Butzen and Po-Chun Chien and Yu-Shan Huang and Hoa-Ren Wang and Jie-Hong R. Jiang and Jiaqi Gu and Zheng Zhao and Zixuan Jiang and David Z. Pan and Brunno A. de Abreu and Isac de Souza Campos and Augusto Berndt and Cristina Meinhardt and Jonata T. Carvalho and Mateus Grellert and Sergio Bampi and Aditya Lohana and Akash Kumar and Wei Zeng and Azadeh Davoodi and Rasit O. Topaloglu and Yuan Zhou and Jordan Dotzel and Yichi Zhang and Hanyu Wang and Zhiru Zhang and Valerio Tenace and Pierre-Emmanuel Gaillardon and Alan Mishchenko and Satrajit Chatterjee},
  booktitle= {2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
  title= {Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization},
  year= {2021},
  months={March},
  organization = {IEEE},
  }

  Downloads

  DATE_version_IWLS [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2971

  ×
• 15. Gopal Raut, Shubham Rai, Santosh Kumar Vishvakarma, Akash Kumar, "RECON: Resource-Efficient CORDIC-Based Neuron Architecture", In IEEE Open Journal of Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), vol. 2, pp. 170–181, 2021. [doi] [Bibtex & Downloads]

  RECON: Resource-Efficient CORDIC-Based Neuron Architecture

  Reference

  Gopal Raut, Shubham Rai, Santosh Kumar Vishvakarma, Akash Kumar, "RECON: Resource-Efficient CORDIC-Based Neuron Architecture", In IEEE Open Journal of Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), vol. 2, pp. 170–181, 2021. [doi]

  Bibtex

  @article{Raut_2021,
  doi = {10.1109/ojcas.2020.3042743},
  url = {https://doi.org/10.1109%2Fojcas.2020.3042743},
  year = 2021,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {2},
  pages = {170--181},
  author = {Gopal Raut and Shubham Rai and Santosh Kumar Vishvakarma and Akash Kumar},
  title = {{RECON}: Resource-Efficient {CORDIC}-Based Neuron Architecture},
  journal = {{IEEE} Open Journal of Circuits and Systems}
  }

  Downloads

  Recon [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2970

  ×
• 14. Shubham Rai, Siddharth Garg, Christian Pilato, Ramesh Karri, Vladimir Herdt, Rolf Drechsler, Elmira Moussavi, Dominik Šišejković, Farhad Merchant, Akash Kumar, "Next Generation IP Protection: from Systems Down to Devices" (to appear), In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. [Bibtex & Downloads]

  Next Generation IP Protection: from Systems Down to Devices

  Reference

  Shubham Rai, Siddharth Garg, Christian Pilato, Ramesh Karri, Vladimir Herdt, Rolf Drechsler, Elmira Moussavi, Dominik Šišejković, Farhad Merchant, Akash Kumar, "Next Generation IP Protection: from Systems Down to Devices" (to appear), In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021.

  Bibtex

  @InProceedings{shubham2021date-ss1,
  author = {Shubham Rai and Siddharth Garg and Christian Pilato and Ramesh Karri and Vladimir Herdt and Rolf Drechsler and Elmira Moussavi and Dominik Šišejković and Farhad Merchant and Akash Kumar},
  booktitle = {2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
  title = {Next Generation IP Protection: from Systems Down to Devices},
  year = {2021},
  organization = {IEEE},
  }

  Downloads

  DATE_2021_SS_Security_Emerging(5) [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2951

  ×
• 13. Shubham Rai, Heinz Riener, Giovanni De Micheli, Akash Kumar, "Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies", In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. [Bibtex & Downloads]

  Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies

  Reference

  Shubham Rai, Heinz Riener, Giovanni De Micheli, Akash Kumar, "Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies", In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021.

  Bibtex

  @InProceedings{shubham2021date,
  author={Shubham Rai and Heinz Riener and Giovanni De Micheli and Akash Kumar},
  booktitle={2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
  title={Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies},
  year={2021},
  organization={IEEE},
  }

  Downloads

  DATE_2021_preserving [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2950

  ×
• 12. Shubham Rai, Mengyun Liu, Anteneh Gebregiorgis, Debjyoti Bhattacharjee, Krishnendu Chakrabarty, Said Hamdioui, Anupam Chattopadhyay, Jens Trommer, Akash Kumar, "Emerging In-Memory Computing Paradigms" (to appear), In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. [Bibtex & Downloads]

  Emerging In-Memory Computing Paradigms

  Reference

  Shubham Rai, Mengyun Liu, Anteneh Gebregiorgis, Debjyoti Bhattacharjee, Krishnendu Chakrabarty, Said Hamdioui, Anupam Chattopadhyay, Jens Trommer, Akash Kumar, "Emerging In-Memory Computing Paradigms" (to appear), In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021.

  Bibtex

  @InProceedings{shubham2021date-ss2,
  author= {Shubham Rai and Mengyun Liu and Anteneh Gebregiorgis and Debjyoti Bhattacharjee and Krishnendu Chakrabarty and Said Hamdioui and Anupam Chattopadhyay and Jens Trommer and Akash Kumar},
  booktitle= {2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
  title= {Emerging In-Memory Computing Paradigms},
  year= {2021},
  organization = {IEEE},
  }

  Downloads

  DATE_2021_SS_In_Memory_Computing [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2946

  ×

• 2020

• 11. Shubham Rai, Satwik Patnaik, Ansh Rupani, Johann Knechtel, Ozgur Sinanoglu, Akash Kumar, "Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits", In IEEE Transactions on Emerging Topics in Computing, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 2020. [doi] [Bibtex & Downloads]

  Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits

  Reference

  Shubham Rai, Satwik Patnaik, Ansh Rupani, Johann Knechtel, Ozgur Sinanoglu, Akash Kumar, "Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits", In IEEE Transactions on Emerging Topics in Computing, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 2020. [doi]

  Bibtex

  @article{9264740,
  doi = {10.1109/tetc.2020.3039375},
  url = {https://doi.org/10.1109%2Ftetc.2020.3039375},
  year = 2020,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  pages = {1--1},
  author = {Shubham Rai and Satwik Patnaik and Ansh Rupani and Johann Knechtel and Ozgur Sinanoglu and Akash Kumar},
  title = {Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits},
  journal = {{IEEE} Transactions on Emerging Topics in Computing}
  }

  Downloads

  TETC_Security_author-copy [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2929

  ×
• 10. G. Raut, S. Rai, S. K. Vishvakarma, A. Kumar, "A CORDIC Based Configurable Activation Function for ANN Applications", In Proceeding: 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 78-83, July 2020. (Best paper nominee) [doi] [Bibtex & Downloads]

  A CORDIC Based Configurable Activation Function for ANN Applications

  Reference

  G. Raut, S. Rai, S. K. Vishvakarma, A. Kumar, "A CORDIC Based Configurable Activation Function for ANN Applications", In Proceeding: 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 78-83, July 2020. (Best paper nominee) [doi]

  Abstract

  An efficient ASIC-based hardware design of activation function (AF) in neural networks faces the challenge of offering functional configurability and limited chip area. Therefore an area-efficient configurable architecture for an AF is imperative to fully harness the parallel processing capacity of an ASIC in contrast to a general-purpose processor. To address this, we propose a configurable AF based on the shift-and-add algorithm, collectively known as Co-ordinate Rotation Digital Computer(CORDIC) algorithm. The proposed versatile configurable activation function is designed using CORDIC architecture and implements both tan hyperbolic and sigmoid function. The derived model is synthesized and verified at 45nm technology. Further, in order to address leakage issues at lower technology nodes, we exploit the power-gating technique for the proposed AF based on CORDIC architecture. Our circuit design is extracted in cadence virtuoso and simulated for all physical parameters. With respect to the state-of-the-art, our design architecture shows improvement by 29% in area, 42% in power dissipation and 20% in latency. The used power gating technique saves 30% static power with minimal area overhead. The Monte-Carlo simulations for process-variations and device-mismatch are performed for both the proposed model and the state-of-the-art to evaluate expectations of functions of randomness in dynamic power variation. The dynamic power variation for our design shows that mean and σ deviation are 180.73µW and 51.7µW respectively which is 60% of the state-of-the-art.

  Bibtex

  @INPROCEEDINGS{9155065,
  author={G. {Raut} and S. {Rai} and S. K. {Vishvakarma} and A. {Kumar}},
  booktitle={2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
  title={A CORDIC Based Configurable Activation Function for ANN Applications},
  year={2020},
  pages={78-83},
  abstract={An efficient ASIC-based hardware design of activation function (AF) in neural networks faces the challenge of offering functional configurability and limited chip area. Therefore an area-efficient configurable architecture for an AF is imperative to fully harness the parallel processing capacity of an ASIC in contrast to a general-purpose processor. To address this, we propose a configurable AF based on the shift-and-add algorithm, collectively known as Co-ordinate Rotation Digital Computer(CORDIC) algorithm. The proposed versatile configurable activation function is designed using CORDIC architecture and implements both tan hyperbolic and sigmoid function. The derived model is synthesized and verified at 45nm technology. Further, in order to address leakage issues at lower technology nodes, we exploit the power-gating technique for the proposed AF based on CORDIC architecture. Our circuit design is extracted in cadence virtuoso and simulated for all physical parameters. With respect to the state-of-the-art, our design architecture shows improvement by 29% in area, 42% in power dissipation and 20% in latency. The used power gating technique saves 30% static power with minimal area overhead. The Monte-Carlo simulations for process-variations and device-mismatch are performed for both the proposed model and the state-of-the-art to evaluate expectations of functions of randomness in dynamic power variation. The dynamic power variation for our design shows that mean and σ deviation are 180.73µW and 51.7µW respectively which is 60% of the state-of-the-art.},
  keywords={Computer architecture;Hardware;Mathematical model;Biological neural networks;Neurons;Delays;Computational modeling;Artificial neural network;ASIC;CORDIC;compute efficiency;configurable architecture;multi activation function},
  doi={10.1109/ISVLSI49217.2020.00024},
  ISSN={2159-3477},
  month={July},
  }

  Downloads

  ISVLSI 2020 Paper [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2860

  ×
• 9. S. Rai, M. Raitza, S. S. Sahoo, A. Kumar, "DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES", In Proceeding: 2020 Design, Automation Test in Europe Conference Exhibition (DATE), March 2020. [Bibtex & Downloads]

  DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES

  Reference

  S. Rai, M. Raitza, S. S. Sahoo, A. Kumar, "DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES", In Proceeding: 2020 Design, Automation Test in Europe Conference Exhibition (DATE), March 2020.

  Bibtex

  @INPROCEEDINGS{date_Shubham,
  author={S. Rai and M. Raitza and S. S. Sahoo and A. Kumar},
  booktitle={2020 Design, Automation Test in Europe Conference Exhibition (DATE)},
  title={DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES},
  year={2020},
  month={March},}

  Downloads

  DiSCERN_DATE_2020 [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2593

  ×
• 8. Shubham Rai, Heinz Riener, Giovanni De Micheli, Akash Kumar, "XMG-based Logic Synthesis for Emerging Reconfigurable Nanotechnologies", [Proceedings of the 29th International Workshop on Logic & Synthesis (IWLS 2020)], no. CONF, 2020. [Bibtex & Downloads]

  XMG-based Logic Synthesis for Emerging Reconfigurable Nanotechnologies

  Reference

  Shubham Rai, Heinz Riener, Giovanni De Micheli, Akash Kumar, "XMG-based Logic Synthesis for Emerging Reconfigurable Nanotechnologies", [Proceedings of the 29th International Workshop on Logic & Synthesis (IWLS 2020)], no. CONF, 2020.

  Bibtex

  @inproceedings{rai2020xmg,
  title={XMG-based Logic Synthesis for Emerging Reconfigurable Nanotechnologies},
  author={Rai, Shubham and Riener, Heinz and De Micheli, Giovanni and Kumar, Akash},
  booktitle={[Proceedings of the 29th International Workshop on Logic & Synthesis (IWLS 2020)]},
  number={CONF},
  year={2020}
  }

  Downloads

  XMG__Logic_Synthesis_Primitives_Exploring_Self_Duality [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2952

  ×
• 7. Shubham Rai, Walter Lau Neto, Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi Masahiro Fujita, Guilherme B. Manske, Matheus F. Pontes, Leomar S. da Rosa Junior, Marilton S. de Aguiar, Paulo F. Butzen, Po-Chun Chien, Yu-Shan Huang, Hoa-Ren Wang, Jie-Hong R. Jiang, Jiaqi Gu, Zheng Zhao, Zixuan Jiang, David Z. Pan, Brunno A. de Abreu, Isac de Souza Campos, Augusto Berndt, Cristina Meinhardt, Jonata T. Carvalho, Mateus Grellert, Sergio Bampi, Aditya Lohana, Akash Kumar, Wei Zeng, Azadeh Davoodi, Rasit O. Topaloglu, Yuan Zhou, Jordan Dotzel, Yichi Zhang, Hanyu Wang, Zhiru Zhang, Valerio Tenace, Pierre-Emmanuel Gaillardon, Alan Mishchenko, Satrajit Chatterjee, "Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization", 2020. [Bibtex & Downloads]

  Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization

  Reference

  Shubham Rai, Walter Lau Neto, Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi Masahiro Fujita, Guilherme B. Manske, Matheus F. Pontes, Leomar S. da Rosa Junior, Marilton S. de Aguiar, Paulo F. Butzen, Po-Chun Chien, Yu-Shan Huang, Hoa-Ren Wang, Jie-Hong R. Jiang, Jiaqi Gu, Zheng Zhao, Zixuan Jiang, David Z. Pan, Brunno A. de Abreu, Isac de Souza Campos, Augusto Berndt, Cristina Meinhardt, Jonata T. Carvalho, Mateus Grellert, Sergio Bampi, Aditya Lohana, Akash Kumar, Wei Zeng, Azadeh Davoodi, Rasit O. Topaloglu, Yuan Zhou, Jordan Dotzel, Yichi Zhang, Hanyu Wang, Zhiru Zhang, Valerio Tenace, Pierre-Emmanuel Gaillardon, Alan Mishchenko, Satrajit Chatterjee, "Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization", 2020.

  Bibtex

  @misc{rai2020logic,
  title={Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization},
  author={Shubham Rai and Walter Lau Neto and Yukio Miyasaka and Xinpei Zhang and Mingfei Yu and Qingyang Yi Masahiro Fujita and Guilherme B. Manske and Matheus F. Pontes and Leomar S. da Rosa Junior and Marilton S. de Aguiar and Paulo F. Butzen and Po-Chun Chien and Yu-Shan Huang and Hoa-Ren Wang and Jie-Hong R. Jiang and Jiaqi Gu and Zheng Zhao and Zixuan Jiang and David Z. Pan and Brunno A. de Abreu and Isac de Souza Campos and Augusto Berndt and Cristina Meinhardt and Jonata T. Carvalho and Mateus Grellert and Sergio Bampi and Aditya Lohana and Akash Kumar and Wei Zeng and Azadeh Davoodi and Rasit O. Topaloglu and Yuan Zhou and Jordan Dotzel and Yichi Zhang and Hanyu Wang and Zhiru Zhang and Valerio Tenace and Pierre-Emmanuel Gaillardon and Alan Mishchenko and Satrajit Chatterjee},
  year={2020},
  eprint={2012.02530},
  archivePrefix={arXiv},
  primaryClass={cs.LG}
  }

  Downloads

  Logic_Synthesis_Meets_Machine_Learning [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2953

  ×

• 2019

• 6. A. Rupani, S. Rai, A. Kumar, "Exploiting Emerging Reconfigurable Technologies for Secure Devices", In Proceeding: Euromicro DSD, August 2019. [Bibtex & Downloads]

  Exploiting Emerging Reconfigurable Technologies for Secure Devices

  Reference

  A. Rupani, S. Rai, A. Kumar, "Exploiting Emerging Reconfigurable Technologies for Secure Devices", In Proceeding: Euromicro DSD, August 2019.

  Bibtex

  @InProceedings{Rai2019a,
  author = {A. Rupani and S. Rai and A. Kumar},
  title = {Exploiting Emerging Reconfigurable Technologies for Secure Devices},
  booktitle = {Euromicro DSD},
  year = {2019},
  month = {August},
  owner = {shubham},
  timestamp = {2018.04.26},
  }

  Downloads

  DSD_final [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2485

  ×
• 5. S. Rai, A. Rupani, P. Nath, A. Kumar, "Hardware Watermarking Using Polymorphic Inverter Designs Based On Reconfigurable Nanotechnologies", In Proceeding: ISVLSI, July 2019. [Bibtex & Downloads]

  Hardware Watermarking Using Polymorphic Inverter Designs Based On Reconfigurable Nanotechnologies

  Reference

  S. Rai, A. Rupani, P. Nath, A. Kumar, "Hardware Watermarking Using Polymorphic Inverter Designs Based On Reconfigurable Nanotechnologies", In Proceeding: ISVLSI, July 2019.

  Bibtex

  @InProceedings{Rai2019,
  Title = {Hardware Watermarking Using Polymorphic Inverter
  Designs Based On Reconfigurable Nanotechnologies},
  Author = {S. Rai and A. Rupani and P. Nath and A. Kumar},
  Booktitle = {ISVLSI},
  Year = {2019},
  Month = {July},
  Owner = {shubham},
  Timestamp = {2018.04.26}
  }

  Downloads

  ISVLSI [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2484

  ×
• 4. S. Rai, J. Trommer, M. Raitza, T. Mikolajick, W. M. Weber, A. Kumar, "Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors", In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 3, pp. 560-572, March 2019. [doi] [Bibtex & Downloads]

  Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors

  Reference

  S. Rai, J. Trommer, M. Raitza, T. Mikolajick, W. M. Weber, A. Kumar, "Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors", In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 3, pp. 560-572, March 2019. [doi]

  Bibtex

  @ARTICLE{8580544,
  author={S. {Rai} and J. {Trommer} and M. {Raitza} and T. {Mikolajick} and W. M. {Weber} and A. {Kumar}},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  title={Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors},
  year={2019},
  volume={27},
  number={3},
  pages={560-572},
  keywords={elemental semiconductors;field effect transistor circuits;logic circuits;logic design;logic gates;nanoelectronics;nanowires;germanium nanowire-based reconfigurable field-effect transistors;silicon nanowire-based reconfigurable field-effect transistors;power metric;arithmetic logic unit-based design;silicon nanowire reconfigurable FETs;CMOS reference design;normalized circuit delay;reconfigurable multifunctional circuit;efficient circuit designs;reconfigurable nanowire technology;functionally enhanced logic gates;exemplary designs;suboptimal designs;contemporary CMOS circuit designs;computational unit;multiple functionalities;reconfigurable nanotechnologies;runtime-reconfigurable field-effect transistors;Logic gates;Circuit synthesis;Silicon;CMOS technology;Delays;Field effect transistors;Functionally enhanced logic gates;multi-independent gate reconfigurable field-effect transistor (MIGRFET);RFET;reconfigurable transistor;silicon nanowire (SiNW) transistor;three-independent gate field-effect transistor (TIGFET)},
  doi={10.1109/TVLSI.2018.2884646},
  ISSN={1063-8210},
  month={March},}

  Downloads

  08580544 [PDF]

  Related Paths

  Silicon Nanowire Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2247

  ×

• 2018

• 3. Shubham Rai, Srivatsa Srinivasa, Patsy Cadareanu, Xunzhao Yin, Xiaobo Sharon Hu, Pierre-Emmanuel Gaillardon, Vijaykrishnan Narayanan, Akash Kumar, "Emerging Reconfigurable Nanotechnologies: Can They Support Future Electronics?", Proceedings of the International Conference on Computer-Aided Design, ACM, pp. 13:1–13:8, New York, NY, USA, November 2018. [doi] [Bibtex & Downloads]

  Emerging Reconfigurable Nanotechnologies: Can They Support Future Electronics?

  Reference

  Shubham Rai, Srivatsa Srinivasa, Patsy Cadareanu, Xunzhao Yin, Xiaobo Sharon Hu, Pierre-Emmanuel Gaillardon, Vijaykrishnan Narayanan, Akash Kumar, "Emerging Reconfigurable Nanotechnologies: Can They Support Future Electronics?", Proceedings of the International Conference on Computer-Aided Design, ACM, pp. 13:1–13:8, New York, NY, USA, November 2018. [doi]

  Bibtex

  @inproceedings{Rai:2018:ERN:3240765.3243472,
  author = {Rai, Shubham and Srinivasa, Srivatsa and Cadareanu, Patsy and Yin, Xunzhao and Hu, Xiaobo Sharon and Gaillardon, Pierre-Emmanuel and Narayanan, Vijaykrishnan and Kumar, Akash},
  title = {Emerging Reconfigurable Nanotechnologies: Can They Support Future Electronics?},
  booktitle = {Proceedings of the International Conference on Computer-Aided Design},
  series = {ICCAD '18},
  year = {2018},
  month = {November},
  isbn = {978-1-4503-5950-4},
  location = {San Diego, California},
  pages = {13:1--13:8},
  articleno = {13},
  numpages = {8},
  url = {http://doi.acm.org/10.1145/3240765.3243472},
  doi = {10.1145/3240765.3243472},
  acmid = {3243472},
  publisher = {ACM},
  address = {New York, NY, USA},
  }

  Downloads

  PID5531423 [PDF]

  Related Paths

  Silicon Nanowire Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2242

  ×
• 2. S. Rai, M. Raitza, A. Kumar, "Technology mapping flow for emerging reconfigurable silicon nanowire transistors", In Proceeding: 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 767-772, March 2018. [doi] [Bibtex & Downloads]

  Technology mapping flow for emerging reconfigurable silicon nanowire transistors

  Reference

  S. Rai, M. Raitza, A. Kumar, "Technology mapping flow for emerging reconfigurable silicon nanowire transistors", In Proceeding: 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 767-772, March 2018. [doi]

  Bibtex

  @INPROCEEDINGS{8342110,
  author={S. Rai and M. Raitza and A. Kumar},
  booktitle={2018 Design, Automation Test in Europe Conference Exhibition (DATE)},
  title={Technology mapping flow for emerging reconfigurable silicon nanowire transistors},
  year={2018},
  volume={},
  number={},
  pages={767-772},
  keywords={CMOS logic circuits;elemental semiconductors;logic design;logic gates;nanoelectronics;nanowires;reconfigurable architectures;silicon;transistor circuits;CMOS based mapping;CMOS flow;HOF;Si;SiNW based genlib;SiNW based logic design;SiNW based logic gates;SiNW transistors;XOR logic family;ambipolar transistors;area-optimized technology mapping;conventional circuit design-flow;efficient circuit designs;electrical properties;extended functionality;functional flexibility;higher order functions;modified ABC tool;open source license;reconfigurable silicon nanowire transistors;single logical output;static layout;technology mapping flow;CMOS technology;Logic circuits;Logic gates;Optimization;Silicon;Tools;Transistors},
  doi={10.23919/DATE.2018.8342110},
  ISSN={},
  month={March},}

  Downloads

  Technology_Mapping_DATE_2018 [PDF]

  Related Paths

  Silicon Nanowire Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=1657

  ×
• 1. S. Rai, A. Rupani, D. Walter, M. Raitza, A. Heinzig, T. Baldauf, J. Trommer, C. Mayr, W. M. Weber, A. Kumar, "A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs", In Proceeding: 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 605-608, March 2018. [doi] [Bibtex & Downloads]

  A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs

  Reference

  S. Rai, A. Rupani, D. Walter, M. Raitza, A. Heinzig, T. Baldauf, J. Trommer, C. Mayr, W. M. Weber, A. Kumar, "A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs", In Proceeding: 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 605-608, March 2018. [doi]

  Bibtex

  @INPROCEEDINGS{8342080,
  author={S. Rai and A. Rupani and D. Walter and M. Raitza and A. Heinzig and T. Baldauf and J. Trommer and C. Mayr and W. M. Weber and A. Kumar},
  booktitle={2018 Design, Automation Test in Europe Conference Exhibition (DATE)},
  title={A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs},
  year={2018},
  volume={},
  number={},
  pages={605-608},
  keywords={field effect transistors;lithography;logic design;logic gates;nanowires;Library Exchange Format;SiNW based RFETs;SiNW based circuits;circuit designers;complete design flow;computational unit;early technology evaluation;fully symmetrical reconfigurable transistors;functionally enhanced transistors;gate terminal;independent gates;lithography steps;logic gates;logic synthesis;n-type functionality;p-type functionality;physical synthesis flow;program gate;silicon nanowire based reconfigurable FETs;silicon nanowire based reconfigurable field-effect transistors;Layout;Logic gates;Mathematical model;Nanoscale devices;Silicon;Tools;Transistors},
  doi={10.23919/DATE.2018.8342080},
  ISSN={},
  month={March},}

  Downloads

  Physical_Synthesis_DATE_2018 [PDF]

  Related Paths

  Silicon Nanowire Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=1658

  ×