Publications

• 2021

• 17. S. Ullah, S. S. Sahoo, A. Kumar, "CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems" (to appear), In Proceeding: 2021 58th ACM/IEEE Design Automation Conference (DAC), pp. 1-6, Jul 2021. [Bibtex & Downloads]

  CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems

  Reference

  S. Ullah, S. S. Sahoo, A. Kumar, "CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems" (to appear), In Proceeding: 2021 58th ACM/IEEE Design Automation Conference (DAC), pp. 1-6, Jul 2021.

  Bibtex

  @INPROCEEDINGS{clapped,
  author={S. {Ullah} and S. S. {Sahoo} and A. {Kumar}},
  booktitle={2021 58th ACM/IEEE Design Automation Conference (DAC)},
  title={CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems},
  year={2021},
  month={jul},
  volume={},
  number={},
  pages={1-6}
  }

  Downloads

  No Downloads available for this publication

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=3055

  ×
• 16. Siva Satyendra Sahoo, Akhil Raj Baranwal, Salim Ullah, Akash Kumar, "MemOReL: A Memory-oriented Optimization Approach to Reinforcement Learning on FPGA-based Embedded Systems" (to appear), Proceedings of the 2021 on Great Lakes Symposium on VLSI, Association for Computing Machinery, New York, NY, USA, July 2021. [Bibtex & Downloads]

  MemOReL: A Memory-oriented Optimization Approach to Reinforcement Learning on FPGA-based Embedded Systems

  Reference

  Siva Satyendra Sahoo, Akhil Raj Baranwal, Salim Ullah, Akash Kumar, "MemOReL: A Memory-oriented Optimization Approach to Reinforcement Learning on FPGA-based Embedded Systems" (to appear), Proceedings of the 2021 on Great Lakes Symposium on VLSI, Association for Computing Machinery, New York, NY, USA, July 2021.

  Bibtex

  @inproceedings{memorel,
  author = {Sahoo, Siva Satyendra and Baranwal, Akhil Raj and Ullah, Salim and Kumar, Akash},
  title = {MemOReL: A Memory-oriented Optimization Approach to Reinforcement Learning on FPGA-based Embedded Systems},
  year = {2021},
  month = {July},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  booktitle = {Proceedings of the 2021 on Great Lakes Symposium on VLSI},
  location = {Virtual Event},
  series = {GLSVLSI '21},
  note = {Accepted for publication}
  }

  Downloads

  No Downloads available for this publication

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=3054

  ×
• 15. Siva Satyendra Sahoo, Behnaz Ranjbar, Akash Kumar, "Reliability-Aware Resource Management in Multi-/Many-Core Systems: A Perspective Paper", In Journal of Low Power Electronics and Applications, MDPI AG, vol. 11, no. 1, pp. 7, Jan 2021. [doi] [Bibtex & Downloads]

  Reliability-Aware Resource Management in Multi-/Many-Core Systems: A Perspective Paper

  Reference

  Siva Satyendra Sahoo, Behnaz Ranjbar, Akash Kumar, "Reliability-Aware Resource Management in Multi-/Many-Core Systems: A Perspective Paper", In Journal of Low Power Electronics and Applications, MDPI AG, vol. 11, no. 1, pp. 7, Jan 2021. [doi]

  Bibtex

  @article{Sahoo_2021,
  doi = {10.3390/jlpea11010007},
  url = {https://doi.org/10.3390%2Fjlpea11010007},
  year = 2021,
  month = {jan},
  publisher = {{MDPI} {AG}},
  volume = {11},
  number = {1},
  pages = {7},
  author = {Siva Satyendra Sahoo and Behnaz Ranjbar and Akash Kumar},
  title = {Reliability-Aware Resource Management in Multi-/Many-Core Systems: A Perspective Paper},
  journal = {Journal of Low Power Electronics and Applications}
  }

  Downloads

  jlpea-11-00007 [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2968

  ×
• 14. Behnaz Ranjbar, Ali Hoseinghorban, Siva Satyendra Sahoo, Alireza Ejlali, Akash Kumar, "Improving the Timing Behaviour of Mixed-Criticality Systems Using Chebyshev's Theorem", In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. [Bibtex & Downloads]

  Improving the Timing Behaviour of Mixed-Criticality Systems Using Chebyshev's Theorem

  Reference

  Behnaz Ranjbar, Ali Hoseinghorban, Siva Satyendra Sahoo, Alireza Ejlali, Akash Kumar, "Improving the Timing Behaviour of Mixed-Criticality Systems Using Chebyshev's Theorem", In Proceeding: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021.

  Bibtex

  @InProceedings{behnaz2021date,
  author={Behnaz Ranjbar and Ali Hoseinghorban and Siva Satyendra Sahoo and Alireza Ejlali and Akash Kumar},
  booktitle={2021 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  title={Improving the Timing Behaviour of Mixed-Criticality Systems Using Chebyshev's Theorem},
  year={2021},
  organization={IEEE},
  }

  Downloads

  Improving_Timing_DATE21 [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2949

  ×

• 2020

• 13. Akhil Raj Baranwal, Salim Ullah, Siva Satyendra Sahoo, Akash Kumar, "ReLAccS: A Multi-level Approach to Accelerator Design for Reinforcement Learning on FPGA-based Systems", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 28 October 2020. [doi] [Bibtex & Downloads]

  ReLAccS: A Multi-level Approach to Accelerator Design for Reinforcement Learning on FPGA-based Systems

  Reference

  Akhil Raj Baranwal, Salim Ullah, Siva Satyendra Sahoo, Akash Kumar, "ReLAccS: A Multi-level Approach to Accelerator Design for Reinforcement Learning on FPGA-based Systems", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 28 October 2020. [doi]

  Bibtex

  @article{Baranwal_2020,
  doi = {10.1109/tcad.2020.3028350},
  url = {https://doi.org/10.1109%2Ftcad.2020.3028350},
  year = 2020,
  month={28 October},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  pages = {1--1},
  author = {Akhil Raj Baranwal and Salim Ullah and Siva Satyendra Sahoo and Akash Kumar},
  title = {{ReLAccS}: A Multi-level Approach to Accelerator Design for Reinforcement Learning on {FPGA}-based Systems},
  journal = {{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  }

  Downloads

  No Downloads available for this publication

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2917

  ×
• 12. Suresh Nambi, Salim Ullah, Aditya Lohana, Siva Satyendra Sahoo, Farhad Merchant, Akash Kumar, "ExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-based Systems", 27 October 2020. [Bibtex & Downloads]

  ExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-based Systems

  Reference

  Suresh Nambi, Salim Ullah, Aditya Lohana, Siva Satyendra Sahoo, Farhad Merchant, Akash Kumar, "ExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-based Systems", 27 October 2020.

  Bibtex

  @misc{nambi2020expannd,
  title={ExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-based Systems},
  author={Suresh Nambi and Salim Ullah and Aditya Lohana and Siva Satyendra Sahoo and Farhad Merchant and Akash Kumar},
  year={2020},
  month={27 October},
  eprint={2010.12869},
  archivePrefix={arXiv},
  primaryClass={cs.AR}
  }

  Downloads

  No Downloads available for this publication

  Related Paths

  Orchestration Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2916

  ×
• 11. Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "Markov Chain-based Modeling and Analysis of Checkpointing with Rollback Recovery for Efficient DSE in Soft Real-time Systems", In Proceeding: 2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2020, ESA-ESRIN, Frascati (Rome) Italy, October 19-21, 2020, October 2020. [Bibtex & Downloads]

  Markov Chain-based Modeling and Analysis of Checkpointing with Rollback Recovery for Efficient DSE in Soft Real-time Systems

  Reference

  Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "Markov Chain-based Modeling and Analysis of Checkpointing with Rollback Recovery for Efficient DSE in Soft Real-time Systems", In Proceeding: 2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2020, ESA-ESRIN, Frascati (Rome) Italy, October 19-21, 2020, October 2020.

  Bibtex

  @InProceedings{SahooVK020,
  author = {Siva Satyendra Sahoo and Bharadwaj Veeravalli and Akash Kumar},
  title = ,
  booktitle = {2020 {IEEE} {International Symposium on Defect and Fault Tolerance in {VLSI} and Nanotechnology Systems, {DFT} 2020, ESA-ESRIN, Frascati (Rome) Italy, October 19-21, 2020}},
  year = {2020},
  month = {October},
  }

  Downloads

  No Downloads available for this publication

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2863

  ×
• 10. Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems", Proceedings of the 57th Annual Design Automation Conference 2020, Association for Computing Machinery, New York, NY, USA, July 2020. [Bibtex & Downloads]

  CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems

  Reference

  Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems", Proceedings of the 57th Annual Design Automation Conference 2020, Association for Computing Machinery, New York, NY, USA, July 2020.

  Bibtex

  @INPROCEEDINGS{9218747,
  author={S. S. {Sahoo} and B. {Veeravalli} and A. {Kumar}},
  booktitle={2020 57th ACM/IEEE Design Automation Conference (DAC)},
  title={CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems},
  year={2020},
  volume={},
  number={},
  pages={1-6},
  doi={10.1109/DAC18072.2020.9218747}}

  Downloads

  CLRIntegTMap_DAC2020_CameraReady(1) [PDF]

  Related Paths

  Resilience Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2816

  ×
• 9. S. Ullah, H. Schmidl, S. S. Sahoo, S. Rehman, A. Kumar, "Area-optimized Accurate and Approximate Softcore Signed Multiplier Architectures", In IEEE Transactions on Computers, April 2020. [Bibtex & Downloads]

  Area-optimized Accurate and Approximate Softcore Signed Multiplier Architectures

  Reference

  S. Ullah, H. Schmidl, S. S. Sahoo, S. Rehman, A. Kumar, "Area-optimized Accurate and Approximate Softcore Signed Multiplier Architectures", In IEEE Transactions on Computers, April 2020.

  Bibtex

  @ARTICLE{9072581,
  author={S. {Ullah} and H. {Schmidl} and S. S. {Sahoo} and S. {Rehman} and A. {Kumar}},
  journal={IEEE Transactions on Computers},
  title={Area-optimized Accurate and Approximate Softcore Signed Multiplier Architectures},
  year={2020},
  month={April},}

  Downloads

  TC_2019_Accurate_Approx_Multiplier [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2653

  ×
• 8. S. Rai, M. Raitza, S. S. Sahoo, A. Kumar, "DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES", In Proceeding: 2020 Design, Automation Test in Europe Conference Exhibition (DATE), March 2020. [Bibtex & Downloads]

  DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES

  Reference

  S. Rai, M. Raitza, S. S. Sahoo, A. Kumar, "DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES", In Proceeding: 2020 Design, Automation Test in Europe Conference Exhibition (DATE), March 2020.

  Bibtex

  @INPROCEEDINGS{date_Shubham,
  author={S. Rai and M. Raitza and S. S. Sahoo and A. Kumar},
  booktitle={2020 Design, Automation Test in Europe Conference Exhibition (DATE)},
  title={DISCERN: DISTILLING STANDARD CELLS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES},
  year={2020},
  month={March},}

  Downloads

  DiSCERN_DATE_2020 [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2593

  ×

• 2019

• 7. S. S. Sahoo, B. Veeravalli, A. Kumar, "A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems", Proceedings of the 56th Annual Design Automation Conference, ACM, New York, NY, USA, June 2019. [doi] [Bibtex & Downloads]

  A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems

  Reference

  S. S. Sahoo, B. Veeravalli, A. Kumar, "A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems", Proceedings of the 56th Annual Design Automation Conference, ACM, New York, NY, USA, June 2019. [doi]

  Bibtex

  @inproceedings{SahooVK019_1,
  author = {S. S. Sahoo and B. Veeravalli and A. Kumar},
  title = ,
  booktitle = ,
  series = {DAC '19},
  year = {2019},
  month={june},
  isbn = {978-1-4503-6725-7/19/06},
  location = {Las Vegas, NV, USA},
  numpages = {6},
  url = {http://doi.acm.org/10.1145/3316781.3317746},
  doi = {10.1145/3316781.3317746},
  acmid = {3317746},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {Cross-layer Reliability, Run-time Resource Management, Embedded Systems, Reinforcement Learning},
  }

  Downloads

  a38-Sahoo [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2470

  ×

• 2018

• 6. S. S. Sahoo, T. D. A. Nguyen, B. Veeravalli, A. Kumar, "QoS-Aware Cross-Layer Reliability-Integrated FPGA-Based Dynamic Partially Reconfigurable System Partitioning", In Proceeding: 2018 International Conference on Field-Programmable Technology (FPT), pp. 230-233, Dec 2018. [doi] [Bibtex & Downloads]

  QoS-Aware Cross-Layer Reliability-Integrated FPGA-Based Dynamic Partially Reconfigurable System Partitioning

  Reference

  S. S. Sahoo, T. D. A. Nguyen, B. Veeravalli, A. Kumar, "QoS-Aware Cross-Layer Reliability-Integrated FPGA-Based Dynamic Partially Reconfigurable System Partitioning", In Proceeding: 2018 International Conference on Field-Programmable Technology (FPT), pp. 230-233, Dec 2018. [doi]

  Bibtex

  @INPROCEEDINGS{8742320,
  author={S. S. {Sahoo} and T. D. A. {Nguyen} and B. {Veeravalli} and A. {Kumar}},
  booktitle={2018 International Conference on Field-Programmable Technology (FPT)},
  title={QoS-Aware Cross-Layer Reliability-Integrated FPGA-Based Dynamic Partially Reconfigurable System Partitioning},
  year={2018},
  volume={},
  number={},
  pages={230-233},
  keywords={circuit optimisation;field programmable gate arrays;integrated circuit design;integrated circuit reliability;logic design;quality of service;Dynamic Partial Reconfiguration;QoS-aware cross-layer reliability-integrated design methodology;FPGA-based DPR systems;FPGA-based dynamic partially reconfigurable system;partially reconfigurable modules;quality of service;fault-mitigation;Conferences;Cross-layer Reliability;Dynamic Partial Reconfiguration;Field Programmable Gate Array;Embedded Systems},
  doi={10.1109/FPT.2018.00041},
  ISSN={},
  month={Dec},}

  Downloads

  08742320 [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2548

  ×
• 5. S.S. Sahoo, T.D.A. Nguyen, B. Veeravalli, A. Kumar, "Multi-objective design space exploration for system partitioning of FPGA-based Dynamic Partially Reconfigurable Systems", In Integration, November 2018. [doi] [Bibtex & Downloads]

  Multi-objective design space exploration for system partitioning of FPGA-based Dynamic Partially Reconfigurable Systems

  Reference

  S.S. Sahoo, T.D.A. Nguyen, B. Veeravalli, A. Kumar, "Multi-objective design space exploration for system partitioning of FPGA-based Dynamic Partially Reconfigurable Systems", In Integration, November 2018. [doi]

  Abstract

  Dynamic Partial Reconfiguration (DPR) enables resource sharing in FPGA-based systems. It can also be used for the mitigation of aging-related permanent faults by increasing the number of redundant Partially Reconfigurable Regions (PRRs). Normally, these PRRs are able to host any of the Partially Reconfigurable Modules (PRMs), or tasks, at one particular instance. This kind of system is called homogeneous. However, the FPGA resource constraints limit the amount of homogeneous redundancy that can be used and hence affect the lifetime of the system. This issue can be addressed by utilizing the heterogeneous approach where each PRR now only hosts a subset of the tasks. Further, the deadlines of the applications must also be taken care of in the design phase to decide the mapping and scheduling of tasks to PRRs. To this end, we propose an application-specific multi-objective system-level design methodology to determine the appropriate number of PRRs and the mapping and scheduling of tasks to the PRRs. Specifically, we propose a lifetime-aware scheduling method that maximizes the system's mean time to failure (MTTF) with different tolerances in the makespan specification of an application. We use the scheduler along with an automated floorplanner for design space exploration at design-time to generate a feasible heterogeneous PRR-based system. Our experiments show that the heterogeneous systems can offer more than 2x lifetime improvement over homogeneous ones. It also offers better scaling with increased tolerance in makespan specification.

  Bibtex

  @article{SAHOO2018,
  title = "Multi-objective design space exploration for system partitioning of FPGA-based Dynamic Partially Reconfigurable Systems",
  journal = "Integration",
  year = "2018",
  month={November},
  issn = "0167-9260",
  doi = "https://doi.org/10.1016/j.vlsi.2018.10.006",
  url = "http://www.sciencedirect.com/science/article/pii/S0167926018302608",
  author = "S.S. Sahoo and T.D.A. Nguyen and B. Veeravalli and A. Kumar",
  keywords = "Dynamic partial reconfiguration, Field programmable gate arrays, Lifetime-aware scheduling, Task-graphs, Reliability, Heterogeneous systems, Real-time systems",
  abstract = "Dynamic Partial Reconfiguration (DPR) enables resource sharing in FPGA-based systems. It can also be used for the mitigation of aging-related permanent faults by increasing the number of redundant Partially Reconfigurable Regions (PRRs). Normally, these PRRs are able to host any of the Partially Reconfigurable Modules (PRMs), or tasks, at one particular instance. This kind of system is called homogeneous. However, the FPGA resource constraints limit the amount of homogeneous redundancy that can be used and hence affect the lifetime of the system. This issue can be addressed by utilizing the heterogeneous approach where each PRR now only hosts a subset of the tasks. Further, the deadlines of the applications must also be taken care of in the design phase to decide the mapping and scheduling of tasks to PRRs. To this end, we propose an application-specific multi-objective system-level design methodology to determine the appropriate number of PRRs and the mapping and scheduling of tasks to the PRRs. Specifically, we propose a lifetime-aware scheduling method that maximizes the system's mean time to failure (MTTF) with different tolerances in the makespan specification of an application. We use the scheduler along with an automated floorplanner for design space exploration at design-time to generate a feasible heterogeneous PRR-based system. Our experiments show that the heterogeneous systems can offer more than 2x lifetime improvement over homogeneous ones. It also offers better scaling with increased tolerance in makespan specification."
  }

  Downloads

  Multi-objective design_space_exploration [PDF]

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=2248

  ×
• 4. Siva Satyendra Sahoo, Tuan Duy Anh Nguyen, B. Veeravalli, Akash Kumar, "Lifetime-aware Design Methodology for Dynamic Partially Reconfigurable Systems", In Proceeding: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 1-6, Jan 2018. [Bibtex & Downloads]

  Lifetime-aware Design Methodology for Dynamic Partially Reconfigurable Systems

  Reference

  Siva Satyendra Sahoo, Tuan Duy Anh Nguyen, B. Veeravalli, Akash Kumar, "Lifetime-aware Design Methodology for Dynamic Partially Reconfigurable Systems", In Proceeding: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 1-6, Jan 2018.

  Bibtex

  @INPROCEEDINGS{dprLifeASPDAC,
  author={Siva Satyendra Sahoo and Tuan Duy Anh Nguyen and B. Veeravalli and Akash Kumar},
  booktitle={2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)},
  title={Lifetime-aware Design Methodology for Dynamic Partially Reconfigurable Systems },
  year={2018},
  volume={},
  number={},
  pages={1-6},
  keywords={Reconfigurable Computing, Dynamic Partial Reconfiguration, Integer Linear Programming, Network-on-Chip, FPGA Floorplanning},
  month={Jan},}

  Downloads

  ASPDAC-2018-siva [PDF]

  Related Paths

  Resilience Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=1656

  ×
• 3. Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "CLRFrame: An Analysis Framework for Designing Cross-Layer Reliability in Embedded Systems", In Proceeding: 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), pp. 1-6, Jan 2018. [Bibtex & Downloads]

  CLRFrame: An Analysis Framework for Designing Cross-Layer Reliability in Embedded Systems

  Reference

  Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "CLRFrame: An Analysis Framework for Designing Cross-Layer Reliability in Embedded Systems", In Proceeding: 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), pp. 1-6, Jan 2018.

  Bibtex

  @INPROCEEDINGS{VLSID2018-siva,
  author={Siva Satyendra Sahoo and Bharadwaj Veeravalli and Akash Kumar},
  booktitle={2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)},
  title={CLRFrame: An Analysis Framework for Designing Cross-Layer Reliability in Embedded Systems },
  year={2018},
  volume={},
  number={},
  pages={1-6},
  keywords={Cross-layer Resilience, Real-time systems, FaultTolerance },
  doi={},
  ISSN={},
  month={Jan},}

  Downloads

  VLSID-2018-siva [PDF]

  Related Paths

  Resilience Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=1655

  ×

• 2016

• 2. Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "Cross-layer fault-tolerant design of real-time systems", In Proceeding: International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp. 1–6, Sept 2016. [Bibtex & Downloads]

  Cross-layer fault-tolerant design of real-time systems

  Reference

  Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar, "Cross-layer fault-tolerant design of real-time systems", In Proceeding: International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp. 1–6, Sept 2016.

  Bibtex

  @INPROCEEDINGS{sssahooDFT16,
  author={Siva Satyendra Sahoo and Bharadwaj Veeravalli and Akash Kumar},
  booktitle={International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)},
  title={Cross-layer fault-tolerant design of real-time systems},
  year={2016},
  pages={1--6},
  month={Sept}}

  Downloads

  DFT_cam_ready_Certified [PDF]

  Related Paths

  Resilience Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=845

  ×
• 1. Siva Satyendra Sahoo, Akash Kumar, Bharadwaj Veeravalli, "Design and Evaluation of Reliability-oriented Task Re-Mapping in MPSoCs usingTime-Series Analysis of Intermittent faults", In Proceeding: Design, Automation and Test in Europe Conference and Exhibition (DATE), Mar 2016. [Bibtex & Downloads]

  Design and Evaluation of Reliability-oriented Task Re-Mapping in MPSoCs usingTime-Series Analysis of Intermittent faults

  Reference

  Siva Satyendra Sahoo, Akash Kumar, Bharadwaj Veeravalli, "Design and Evaluation of Reliability-oriented Task Re-Mapping in MPSoCs usingTime-Series Analysis of Intermittent faults", In Proceeding: Design, Automation and Test in Europe Conference and Exhibition (DATE), Mar 2016.

  Bibtex

  @inproceedings{siva2016date,
  title={Design and Evaluation of Reliability-oriented Task Re-Mapping in MPSoCs usingTime-Series Analysis of Intermittent faults},
  author={Siva Satyendra Sahoo and Akash Kumar and Bharadwaj Veeravalli},
  booktitle={Design, Automation and Test in Europe Conference and Exhibition (DATE)},
  year={2016},
  month={mar},
  organization={IEEE}
  }

  Downloads

  date-2016-385-camera ready [PDF]

  Related Paths

  Resilience Path

  Permalink

  https://cfaed.tu-dresden.de/publications?pubId=675

  ×